产品概述
描述
The A5974D is a step-down monolithic power switching regulator with a minimum switch current limit of 3.1 A, so it is able to deliver up to 2.5 A DC current to the load depending on the application conditions. The output voltage can be set from 1.235 V to 35 V. The high current level is also achieved thanks to an HSOP8 package with an exposed frame, that allows to reduce the Rth(JA)down to approximately 40 °C/W. The device uses an internal P-channel DMOS transistor (with a typical RDS(on)of 250 mΩ) as a switching element to minimize the size of the external components. An internal oscillator fixes the switching frequency at 250 kHz. Having a minimum input voltage of 4 V only it fits the automotive applications requiring the device operation even in cold crank conditions. A pulse-by-pulse current limit with the internal frequency modulation offers an effective constant current short-circuit protection.
-
所有功能
- Qualified following the AEC-Q100 requirements (see PPAP for more details)
- 2.5 A DC output current
- Operating input voltage from 4 V to 36 V
- 3.3 V / (± 2%) reference voltage
- Output voltage adjustable from 1.235 V to 35 V
- Low dropout operation: 100% duty cycle
- 250 kHz internally fixed frequency
- Voltage feed-forward
- Zero load current operation
- Internal current limiting
- Inhibit for zero current consumption
- Synchronization
- Protection against feedback disconnection
- Thermal shutdown
eDesignSuite
eDesignSuite 是一套全面且易于使用的设计辅助工具，旨在帮助您简化系统开发过程，并支持广泛的ST产品。
电源管理设计中心
组件的热电模拟器
信号调节设计工具
NFC/RFID计算器
电源设计工具
LED照明设计工具
数字电源工作台
电源树设计器
AC开关模拟器
整流二极管模拟器
STPOWER Studio
Twister Sim
TVS模拟器
Estimate
PCB热模拟器
有源滤波器
比较器
低侧电流检测
高侧电流检测
NFC电感
UHF链路预算
NFC调谐电路
EDA符号、封装和3D模型
意法半导体 - A5974D
Speed up your design by downloading all the EDA symbols, footprints and 3D models for your application. You have access to a large number of CAD formats to fit with your design toolchain.
Please select one model supplier :
符号
封装
3D模型
所有资源
| 资源标题 | 版本 | 更新时间 |
|---|
SPICE models (1)
| 资源标题 | 版本 | 更新时间 | ||
|---|---|---|---|---|
| ZIP | 22 Sep 2016 | 22 Sep 2016 |