产品概述
描述
The STM32H5Exxx devices are high-performance microcontrollers of the STM32H5 series, based on the high-performance Arm® Cortex®-M33 32-bit RISC core. They operate at a frequency of up to 250 MHz.
The Cortex®-M33 core features a single-precision floating-point unit (FPU), which supports all the Arm® single-precision data-processing instructions and all the data types.
This core implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) that enhances the application security.
The devices embed high-speed memories (up to 4 Mbytes of dual bank flash memory and 1536 Kbytes of SRAM), a flexible external memory controller (FMC) for devices with packages of 100 pins and more, two OCTOSPI memory interfaces, and an extensive range of enhanced I/Os and peripherals connected to three APB buses, three AHB buses, and a 32-bit multi-AHB bus matrix.
The devices offer security foundation compliant with the trusted-based security architecture (TBSA) requirements from Arm®. They embed the necessary security features to implement a secure boot, secure data storage and secure firmware update. Besides these capabilities, the devices incorporate a secure firmware installation that allows the customer to secure the provisioning of the code during its production. A flexible life cycle is managed thanks to multiple levels of protection and secure debug authentication. Firmware hardware isolation is supported thanks to securable peripherals, memories, and I/Os, and to privilege configuration of peripherals and memories.
The devices feature several protection mechanisms for embedded flash memory and SRAM: readout protection, write protection, secure, and hide protection areas.
Dedicated peripherals reinforce security: an HASH hardware accelerator, and a true random number generator.
The devices offer active tamper detection and protection against transient and environmental perturbation attacks, thanks to several internal monitoring, generating secret data erase in case of attack. This helps to fit the PCI requirements for point of sales applications.
The devices offer three fast 12-bit ADCs, two DACs, an internal voltage reference buffer, a low-power RTC, two 32-bit general-purpose timers, two 16-bit PWM timers dedicated to motor control, eight 16-bit general-purpose timers, two 16-bit basic timers, and six 16-bit low-power timers.
The devices also feature standard and advanced communication interfaces, namely: four I2Cs, two I3Cs, six SPIs, six USARTs, six UARTs and one low-power UART, two SAIs, one digital camera interface (DCMI), up to two SDMMC, three FDCANs, one USB OTG high-speed with embedded PHY, one USB full-speed, one USB Type-C®/USB power delivery controller, one programmable logic array PLAY.
The devices support a MDF (multi-function digital filter) with six filters dedicated to the connection of external sigma-delta modulators. Another low-power digital filter dedicated to audio signals is embedded (ADF), with one filter supporting sound-activity detection.
The devices offer a rich set of graphic features: Chrom-ART2 (DMA2D) for smooth motion and transparency effects, dedicated graphic timer (GFXTIM) for smart management of graphical events for frame or line counting, MJPEG, and LCD-TFT controller (LTDC).
The devices operate in the -40 to +85 °C/105 °C, and up to 125 °C at low dissipation (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply.
A comprehensive set of power-saving modes allows the design of low-power applications.
Independent power supplies are supported: an analog independent supply input for ADC, DACs, a 3.3 V dedicated supply input for USB, and a dedicated supply input for some GPIOs and SDMMC. A VBAT input is available to connect a backup battery, to preserve the RTC functionality, and to backup 32 32-bit registers and a 4-Kbyte SRAM.
The devices offer eight packages, from 100 to 225 pins.
-
所有功能
- Includes ST state-of-the-art patented technology
- 内核
- Arm® Cortex®-M33 CPU with TrustZone®, FPU, frequency up to 250 MHz, MPU,1023 CoreMark®
- ART Accelerator
- 16-Kbyte instruction cache for 0-wait-state execution from flash and external memories
- 8-Kbyte data cache for external memories
- Benchmarks
- 1023 CoreMark® (4.092 CoreMark®/MHz)
- 存储器
- Up to 4 Mbytes of embedded flash memory with ECC, two banks read-while-write
- Up to 96-Kbyte per bank with high-cycling capability (100 K cycles) for data flash
- 2-Kbyte OTP (one-time programmable)
- 1536 Kbytes of contiguous SRAM (384-Kbyte with ECC)
- 4 Kbytes of backup SRAM available in the lowest power modes
- Flexible external memory controller with up to 32-bit: SRAM, PSRAM, SDRAM/LPSDR SDRAM, FRAM, NOR/NAND memories
- Two Octo-SPI interfaces with support for serial PSRAM/NAND/NOR, hyper RAM/flash
- Two SD/SDIO/MMC interfaces
- Clock management
- Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4-50 MHz HSE, 32.768 kHz LSE
- Rich graphic features
- Chrom-ART2 Accelerator (DMA2D) for enhanced graphic content creation
- Hardware JPEG codec
- LCD-TFT controller (LTDC)
- Dedicated graphic timer and digital camera interface
- General-purpose inputs/outputs
- Up to 178 fast I/Os with interrupt capability (most of them 5 V-tolerant)
- Up to ten I/Os with independent supply down to 1.08 V
- Low-power consumption
- Sleep, Stop, and Standby modes
- VBAT supply for RTC, 32 backup registers (32-bit)
- 安保
- Arm® TrustZone® with Armv8-M mainline security extension
- Up to eight configurable SAU regions
- TrustZone® aware and securable peripherals
- Flexible life cycle scheme with secure debug authentication
- SFI (secure firmware installation)
- Root of trust thanks to unique boot entry and secure hide protection area (HDP)
- Secure firmware upgrade support with TF-M
- Public key accelerator, ECDSA signature verification
- HASH (SHA-1, SHA-2, SHA-3)
- True random number generator, NIST SP800-90B compliant
- 96-bit unique ID
- Active tampers
- Two DMA controllers to offload the CPU
- Two dual-port DMAs with FIFO
- Mathematical acceleration
- CORDIC for trigonometric functions acceleration
- FMAC (filter mathematical accelerator)
- Reset and supply management
- 1.71 V to 3.6 V application supply and I/O
- POR, PDR, PVD, and BOR
- Embedded (LDO) or SMPS step-down converter regulator
- Up to 24 timers
- 18 16-bit timers (including six low-power available in Stop mode)
- Two 32-bit timers with up to four IC/OC/PWM or pulse counters and quadrature (incremental) encoder input
- Two watchdogs and two SysTick timers
- Up to 37 communication interfaces
- Up to four I2Cs Fm+ (SMBus/PMBus®)
- Two I3Cs
- Up to 12 U(S)ARTs (ISO7816 interface, LIN, IrDA, modem control) and one LPUART
- Up to six SPIs, three muxed in full-duplex I2S, and up to seven additional SPIs (from five USARTs and two OctoSPIs)
- Two SAIs
- Three FDCANs
- One 8- to 14-bit camera interface
- 16-bit parallel slave synchronous interface
- One HDMI-CEC
- Ethernet MAC interface with DMA controller
- One USB OTG full-speed, one USB OTG high-speed with embedded PHY
- One USB Type-C®/USB Power Delivery r3.1
- Analog
- Three 12-bit ADCs with up to 5 Msps in 12-bit
- Two 12-bit DACs
- Digital temperature sensor
- Two ultra-low-power comparators
- One operational amplifier (7 MHz bandwidth)
- Programmable logic array (PLAY)
- PLAY interface with 128 inputs and 16 outputs
- Debug
- Authenticated debug, flexible device life cycle
- Serial wire-debug (SWD), JTAG, Embedded Trace Macrocell™ (ETM)
- ECOPACK2 compliant packages
电路原理图
EDA符号、封装和3D模型
所有资源
| 资源标题 | 版本 | 更新时间 |
|---|
System View Description (1)
| 资源标题 | 版本 | 更新时间 | |||
|---|---|---|---|---|---|
| ZIP | 1.9 | 22 Jul 2025 | 22 Jul 2025 |
IBIS models (1)
| 资源标题 | 版本 | 更新时间 | |||
|---|---|---|---|---|---|
| ZIP | 2.0 | 01 Jul 2024 | 01 Jul 2024 |
BSDL files (1)
| 资源标题 | 版本 | 更新时间 | |||
|---|---|---|---|---|---|
| ZIP | 2.0 | 18 Aug 2025 | 18 Aug 2025 |
质量与可靠性
| 料号 | Marketing Status | 包 | 等级规格 | 符合RoHS级别 | Longevity Commitment | Longevity Starting Date | 材料声明** |
|---|---|---|---|---|---|---|---|
| STM32H5E4IJK6 | 评估 | UFBGA 176+25 10x10x0.6 P 0.65 mm | 工业 | Ecopack2 | 10 | - | |
| STM32H5E4IJK7Q | 评估 | UFBGA 176+25 10x10x0.6 P 0.65 mm | 工业 | Ecopack2 | 10 | - | |
| STM32H5E4IJT6 | 评估 | LQFP 176 24x24x1.4 mm | 工业 | Ecopack2 | 10 | - | |
| STM32H5E4IJT7Q | 评估 | LQFP 176 24x24x1.4 mm | 工业 | Ecopack2 | 10 | - | |
STM32H5E4IJK6
Package:
UFBGA 176+25 10x10x0.6 P 0.65 mmMaterial Declaration**:
STM32H5E4IJK7Q
Package:
UFBGA 176+25 10x10x0.6 P 0.65 mmMaterial Declaration**:
STM32H5E4IJT6
Package:
LQFP 176 24x24x1.4 mmMaterial Declaration**:
STM32H5E4IJT7Q
Package:
LQFP 176 24x24x1.4 mmMaterial Declaration**:
(**) st.com上提供的材料声明表单可能是基于包装系列中最常用的封装的通用文档。因此,它们可能不是100%适用于特定的设备。有关特定设备的信息,请联系 销售支持。
You’re now leaving st.com and will be re-directed to our Partner’s website.
For the latest innovations and solutions from ST, sign up for our newsletters.
样片和购买
| 料号 | 供货状态 | Budgetary Price (US$)*/Qty | 从ST订购 | Order from distributors | 包 | 包装类型 | RoHS | Country of Origin | ECCN (US) | ECCN (EU) | Operating temperature (°C) | Operating Temperature (°C) (max) | D/A Converters (typ) (12-bit) | Timers (typ) (16-bit) | Timers (typ) (32-bit) | Number of Channels (typ) | SMPS | Number of Channels (typ) | UART (typ) | I/Os (High Current) | Integrated op-amps | 比较器 | SPI (typ) | USART (typ) | Number of Channels (typ) | I2S (typ) | Advanced Motor Control Timers | CAN (2.0) | CAN (FD) | Ethernet | ||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 最小值 | 最大值 | |||||||||||||||||||||||||||||||
| STM32H5E4IJT6 | | | distributors 无法联系到经销商,请联系我们的销售办事处 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||
| STM32H5E4IJK7Q | | | distributors 无法联系到经销商,请联系我们的销售办事处 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||
| STM32H5E4IJK6 | | | distributors 无法联系到经销商,请联系我们的销售办事处 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||
| STM32H5E4IJT7Q | | | distributors 无法联系到经销商,请联系我们的销售办事处 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||||||