Designed in OrCAD Capture 16.6

LIV EValuation Board

Schematics

SHEET NAME

THE INFORMATION CONTAINED IN THESE SCHEMATIC SHEETS IS PRELIMINARY AND SUBJECT TO CHANGE WITHOUT NOTICE. STMicroelectronics BEARS NO RESPONSABILITY FOR ANY ERRORS IN THESE SCHEMATIC SHEETS.

Board Title	VIC3_EVB_REVB
Sheet Title	PAGE 01: Cover
Doc No	{435/xxxxxx}
Date	Monday, September 21, 2020
Rev	{xx}
Sheet	1 / 5

Designed in OrCAD Capture 16.6

Bloc diagram



Dashed line means optional features and needs to open the box for activation

Board Title	VIC3_EVB_REVB			CONFIDENTIAL AND PROPRIETARY INFORMATION
Sheet Title	PAGE 02: bloc diagram			This drawing and the information herein, is not be to be used or copied without the prior written permission of STMicroelectronics.
Doc No {435/xxxxxx}	Date Monday, September 21, 2020	Rev {xx}	Sheet 2 / 5	

Designed in OrCAD Capture 16.6



Board Title	VIC3_EVB_REVB	CONFIDENTIAL AND PROPRIETARY INFORMATION
Sheet Title	PAGE 03: VIC	This drawing and the information herein, is not be to be used or copied without the prior written permission of STMicroelectronics.
Doc No {435/xxxxxx}	Date Monday, September 21, 2020	Rev {xx} / Sheet 3 / 5



Board Title	VIC3_EVB_REVB	CONFIDENTIAL AND PROPRIETARY INFORMATION
Sheet Title	PAGE 04: External Connection	This drawing and the information herein, is not be to be used or copied without the prior written permission of STMicroelectronics.
Doc No {435/xxxxxx}	Date Monday, September 21, 2020	Rev {xx} Sheet 4 / 5

Designed in OrCAD Capture 16.6



Board Title	VIC3_EVB_REVB
Sheet Title	PAGE05: Power

Doc No	Date	Rev	Sheet
{435/xxxxxx}	Monday, September 21, 2020	{xx}	5 / 5