


# STSPIN family L620x, L622x and L623x

Brushed DC, stepper and brushless motor drivers



# Family portrait 2






### Electrical characteristics 3


Parameter	L620x, L6235	L622x, L6229, L6230			
Operating supply voltage	from 8 to 52 V				
R <sub>DS(on)</sub>	0.3 Ω	0.73 Ω			
Max. load current	2.8 Arms	1.4 Arms			
Protections	Non-dissipative overcurrent  Thermal protection  Undervoltage-lockout (UVLO)				
Packages	PowerSO, SO, PDIP, QFN (7 x 7 mm)	PowerSO, SO, PDIP, QFN (5 x 5 mm)			



# Dual full-bridge power stage

Dual Brushed DC and Stepper drivers






#### Non dissipative overcurrent protection @ 5.6 A (L6205) or 2.8 A (L6225)

When an overcurrent event occurs on one full-bridge, the respective ENX pin is internally forced low.

#### Thermal shutdown

When the device temperature exceeds the shutdown threshold, both ENX pins are internally forced low.






**NOTE**: OCD stands for overcurrent detection.

In L62x6 ICs, the protection is implemented by shorting the OCDA\B outputs with the respective ENA\B inputs.





The delay between the OC event and the shutdown of the bridge depends on:


- The delay of the OCD comparator t<sub>OCD(ON)</sub>
- The discharge time of the C<sub>EN</sub> capacitor t<sub>EN(FALL)</sub>


$$t_{EN(FALL)} = R_{OPDR} \cdot C_{EN} \cdot ln \frac{V_{DD}}{V_{TH(OFF)}}$$

 The delay time of the driving circuitry t<sub>D(OFF)EN</sub>




The value depends on C<sub>EN</sub> capacitor dimensioning and it must be kept below 1 or 2 µs










# The disable time of the bridge depends on:

- The delay of the OCD comparator t<sub>OCD(OFF)</sub>
- The charge time of the C<sub>EN</sub> capacitor t<sub>EN(RISE)</sub>

$$t_{EN(RISE)} = R_{EN} \cdot C_{EN} \cdot ln \frac{V_{DD} - V_{TH(OFF)}}{V_{DD} - V_{TH(ON)}}$$


 The delay time of the driving circuitry t<sub>D(ON)EN</sub>





The value depends on REN and CEN dimensioning and it must be long enough to guarantee that the load current is reduced to zero. This way cumulative effects are avoided in case of subsequent overcurrent events.





**Programmable non-dissipative** overcurrent protection up to 5.6 A (L6206) or 2.8 A (L6226)


The overcurrent threshold can be set through a resistor connected to PROGCLX pin.

When an overcurrent event occurs on one full-bridge, the respective OCDX pin is forced low (open drain output).

Thermal shutdown protection forces low both OCDX pins at the same time.



### Adjustable overcurrent protection (L62x6)



In L62x6 devices, the current flowing into the R<sub>CLX</sub> resistor is compared to the current from sensing circuitry.

If  $I_{SENSE1X} + I_{SENSE2X} > I_{CLX}$  an OCD occurs.


The sense current is a fraction of the actual current flowing into the MOSFET:

$$I_{SENSEYX} = I_{OUTYX}/18416.7$$


**NOTE**: For L622x devices, the scaling ratio is 9208.3 instead of 18416.7



### Adjustable overcurrent protection (L62x6) 13








Non-dissipative overcurrent protection and overtemperature protection are equal to the L62X5


Independent PWM current control with fixed OFF time for each fullbridge.






The PWM current controller uses a **slow decay** recirculating the current on the high-side MOSFETs.

This way the device is always protected against overcurrent events.








Every time the power bridge switches from the ON time to the OFF time and vice-versa, the switching side is kept for a short time in a high impedance state (both MOSFETs are turned OFF).


This is called **dead time** and is needed to avoid cross-conduction.







When the power bridge switches from dead time to ON time, the turning OFF of the body diode generates a strong current spike which flows into the sense resistor.

This spike is filtered by the blanking circuit in order to avoid spurious triggering of the PWM current control.











### Shunt resistor selection 21


The sense resistor must be selected according to the **operative range** of the SENSE pin and the power dissipation limit of the resistor.

Trade-off for the sizing of the sense resistor

Higher values	Lower values			
<ul> <li>Higher precision of the control of the peak current (comparator works better at higher voltages)</li> </ul>	<ul> <li>Lower precision of the control of the peak current (offset of the comparator becomes significant)</li> </ul>			
<ul> <li>Higher power dissipation on the sense resistor</li> </ul>	<ul> <li>Lower power dissipation on the sense resistor</li> </ul>			

A good trade-off can be obtained using a VREF voltage between 100 and 200 mV





#### **Non-dissipative** overcurrent protection @ 5.6 A (L6208) or 2.8 A (L6228)

When an overcurrent event occurs on one full-bridge, the respective EN pin is internally forced low.

#### **Overtemperature protection**

When the device temperature exceeds the shutdown threshold, both EN pins are internally forced low.

Stepper sequencer with clock and direction input and half/full step operation

**Independent PWM current control** with fixed OFF time for each fullbridge.




### PWM current control in L62x8


The PWM current controller can be configured to use a **slow decay** or a **fast** decay through the CONTROL input.

When the **slow decay** is set, the current recirculates on the **high-side MOSFETs**. This way the device is always protected against overcurrent events.

When the **fast decay** is set, the device performs a quasi-synchronous **rectification**. This way the load current cannot be inverted during the fast decay.

#### **SLOW DECAY**







### PWM current control in L62x8

The decay mode should be selected according to the application needs


Slow decay	Fast decay
<ul> <li>Lower current ripple at the</li></ul>	<ul> <li>Higher current ripple at the</li></ul>
same OFF time	same OFF time
<ul> <li>Lower power dissipation: the</li></ul>	<ul> <li>Higher power dissipation: the</li></ul>
current always flows through	current flows through the body
the MOSFET (low R <sub>ds(ON)</sub> )	diode (high equivalent R <sub>ds(ON)</sub> )
<ul> <li>Lower switching frequency: a</li></ul>	<ul> <li>High switching frequency: a</li></ul>
longer OFF time is needed.	shorter OFF time is needed.
<ul> <li>The control is less stable</li></ul>	<ul> <li>The control is more stable</li></ul>
because it is more sensitive to	because it is less sensitive to
the BEMF	the BEMF



### Minimum ON time 25


The PWM current control **must** turn on the phases for a **minimum time** in order to check the current value (otherwise current does not flows into the sense resistor).

This limit could cause the system to **lose the control of the current**:



Using the **fast decay** method, in most cases, avoids the occurrence of the minimum ON time issue.






The device integrates a state machine which can perform full-step driving (normal or wave mode) or half-step driving according to the HALF/FULL input value.

Each state of the machine corresponds to a specific pair of phase currents.

1	2	3	4	5	6	7	8
$I_{OUTA} = -$	$I_{OUTA} = 0$	$I_{OUTA} = +$	$I_{OUTA} = +$	$I_{OUTA} = +$	$I_{OUTA} = 0$	$I_{OUTA} = -$	$I_{OUTA} = -$
$I_{OUTB} = -$	I <sub>OUTB</sub> = -	$I_{OUTB} = -$	$I_{OUTB} = 0$	$I_{OUTB} = +$	$I_{OUTB} = +$	$I_{OUTB} = +$	$I_{OUTB} = 0$

**NOTE:** The current direction is forced by the state machine, the current level is determined by the respective PWM current control.






- RESET forces the state machine to the state 1 (active low).
- CLOCK makes the state machine jump to the next state.
- HALF/FULL determines if the next state is one (high) or two steps (low) away from the present one.
- CW\CCW determines the direction of the rotation of the state machine.




### Full-step normal mode (2 phase on)






### Half-step





The device can be used to perform **microstepping** driving applying a proper reference voltage for the two PWM current controllers.




To obtain a sinusoidal phase current, the reference is a rectified sinewaye.

A and B references are shifted 90° and must be kept synchronized with the clock and direction inputs.




Using the state machine in full-step configuration, the driving zero crossing of the current could be distorted.






Using the state machine in half-step configuration, the zero current is implemented correctly.





The decay mode heavily affects the performance of microstepping.




Using the slow decay, the negative slope of the sinewave can be heavily distorted:

the effectiveness of the decay at high speed or low currents is lower and the PWM control is no longer able to follow the requested profile.

The **mandatory** decay mode for microstepping is **fast decay**.



### L6235 and L6229



# Non-dissipative overcurrent protection @ 5.6 A (L6235) or 2.8 A (L6229) When an overcurrent event occurs on one half-bridge, the

DIAG pin is internally forced low.

# Over-temperature protection


When the device temperature exceeds the shutdown threshold, the DIAG pin is internally forced low.

**PWM current control** with fixed OFF time.

**TACHO** output for easy implementation of an analog speed loop




### Triple half-bridge



# 6-step driving and Hall decoding

The device implements a 6-step control based on the Hall effect information.

- Hall effect decoding imposes the phase combination according to the direction selected by FWD/REV pin.
- PWM current control limits the phase current (torque control).





# 6-step driving and Hall decoding

The device integrates a control logic for the decoding of the Hall sensors

				Forward direction			Backward direction			
#	H1	H2	Н3	OUT1	OUT2	OUT3	OUT1	OUT2	OUT3	
1	Н	L	L	VS	High Z	PWM	PWM	High Z	VS	
2	Н	Н	L	High Z	VS	PWM	High Z	PWM	VS	
3 <sup>(1)</sup>	L	Н	L	PWM	VS	High Z	VS	PWM	High Z	
3b <sup>(2)</sup>	Н	Н	Н	PWM	VS	High Z	VS	PWM	High Z	
4	L	Н	Н	PWM	High Z	VS	VS	High Z	PWM	
5	L	L	Н	High Z	PWM	VS	High Z	VS	PWM	
6 <sup>(1)</sup>	Н	L	Н	VS	PWM	High Z	PWM	VS	High Z	
6b <sup>(2)</sup>	L	L	L	VS	PWM	High Z	PWM	VS	High Z	




(1) NOTE: This combination is used when 120° Hall sensors are mounted

(2) **NOTE:** This combination is used when 60° Hall sensors are mounted

#### Protected BRAKE function 39


When the BRAKE input is forced low, all the high-side MOSFETs of the three half-bridges are immediately turned ON stopping the motor.

The overcurrent protection is still active protecting the device.





## TACHO •







# 6-step voltage mode 41

It is possible to drive the motor using a voltage mode technique instead the PWM current control.

Applying a PWM on the **FWD\REV** pin it is possible to apply a controlled 6-step voltage on the motor phases:






The mean voltage applied between the two motor phases is:

$$V_{13} = V_S \cdot DutyCycle - V_S \cdot (1 - DutyCycle)$$





#### Non dissipative overcurrent protection @ 2.8 A When an overcurrent event occurs on one half-bridge, the

DIAG pin is internally forced low.

#### **Over-temperature** protection


When the device temperature exceeds the shutdown threshold the DIAG pin is internally forced low.

**Integrated comparator** at user disposal.




### Separated sense pins 43

The three separated sense pins makes the L6230 suitable for the most advanced control methods such as Field Oriented Control.





# L6230: Field oriented control example





### Current rating vs. power dissipation 45

The **current rating** of the power stage is determined by the design of the integrated circuitry.

The maximum **power dissipation** is determined by the thermal performance of the application (package, layout, ambient temperature).

The power dissipation limit is usually stricter than the one imposed by the circuitry.



## Current rating vs. power dissipation

#### A practical example:

L6206 in PowerSO package with optimal layout @ ambient temperature of 25 °C

Maximum power dissipation allowed by the thermal design:

$$P_{max} = \frac{T_{j,max} - T_{amb}}{R_{th,ja}} = \frac{150^{\circ}C - 25^{\circ}C}{15^{\circ}C/W} = 8.33 \ W$$
Maximum junction temperature
Maximum junction temperature


Power dissipation due to the maximum allowed current:



### Package selection and thermal design 47

In order to define the most suitable package for a specific application, the profile of the operative current and the ambient temperature must be considered.

The profile of the operative current defines the expected power vs. time chart and the respective trend of the junction temperature.





## Package selection and thermal design in

#### A practical example:

A constant load current of 1 A @ ambient temperature of 40 °C

$$P_{diss,0X} = 2 \times (R_{ds(ON)HS} + R_{ds(ON)LS}) \times I_{max}^2 =$$
  
=  $2 \times (0.53 \Omega + 0.47 \Omega) \times 1^2 A^2 = 2 W$   
 $P_{diss,2X} \approx 2 \times P_{diss,0X} = 4 W$ 


#### Expected junction temperature

$$T_j = P_{diss} \times R_{th,ja} + T_{amb}$$

	<b>QFN5x5</b> R <sub>thja</sub> = 35 °C/W	<b>QFN7x7</b> R <sub>thja</sub> = 23 °C/W	SO R <sub>thja</sub> = 51 °C/W		PowerSO R <sub>thja</sub> = 15 °C/W
L620X		86 °C	142 °C	106 °C	70 °C
L622X	180 °C		244 °C	172 °C	100 °C




# Package selection and thermal design 49





### Package selection and thermal design in

The board layout is a critical part of the thermal design of the application.






### Package selection and thermal design 51

#### Layout suggestions:

- If the package has an exposed pad (e.g. PowerSO and QFN), it must be connected to all the ground planes of the board using many via holes.
- The top and the bottom ground planes of the board give the higher contribution to the power dissipation. The area of those layers **must** be maximized.
- Connecting the ground planes of the board with a diffused grid of via holes helps ensure a better distribution of the heat.



#### Paralleling i



#### L62x5 and L62x6 only

- Equivalent R<sub>DS(ON)</sub>: **0.15**  $\Omega$  Typ. (0.3  $\Omega$  for L622x)
- Max. RMS current: 5.6 A per Eq. Half bridge (2.8 A for L622x)

#### 1 at a time


 Max. peak current: 11.2 A per Eq. Half Bridge (5.6 A for L622x)

#### 1 at a time

Overcurrent threshold: 11.2 A per Eq. Half Bridge (5.6 A for L622x)
 1 at a time



### Paralleling




#### L62x5 and L62x6 only

- Equivalent  $R_{DS(ON)}$ : **0.15** Ω Typ. (0.3 Ω for L622x)
- Max. RMS current: 2.8 A per Eq. Half bridge (1.4 A for L622x)
- Max. peak current: 5.6 A per Eq. Half Bridge (2.8 A for L622x)
- Overcurrent threshold: 5.6 A per Eq. Half Bridge (2.8 A for L622x)



### Paralleling



# This is the only parallel configuration available for the L62x7 devices

- Equivalent R<sub>DS(ON)</sub>: **0.15**  $\Omega$  Typ. (0.3  $\Omega$  for L6227)
- Max. RMS current: 2.8 A per Eq. Half bridge (1.4 A for L6227)
- Max. peak current: 5.6 A per Eq. Half Bridge (2.8 A for L6227)
- Overcurrent threshold: 5.6 A per Eq. Half Bridge (2.8 A for L6227)



## Competitive advantages 55

- Integrated non-dissipative overcurrent
- Robust
- Scalable architecture
- Different packages

Further information and full design support can be found at www.st.com/stspin

