



High density I²C EEPROM with 110 nm* technology





My high-density EEPROM had an optimized footprint, competitive pricing, and efficient power consumption

This is where we come in



New 110 nm process addressing customer needs

ST technology roadmap 110 nm for new design

- Optimized footprint
- Competitive pricing
- Consumption effectiveness
- Wide V_{CC} range
- Plug-in replacement 150 nm

Smaller die



Consumption optimization



New features



Software Write Protection



Custom Device Adress


Availability








Focus application domains













WLCSP designed for mobile Die size reduced

Improved thickness and footprint










110 nm (F9V) process I²C standard EEPROM portfolio





Notes:

(*) - No WC (write control) in WLCSP 4-ball package

(**) - No SWP (software write protection) in DFN5, DFN8, TSSOP8, and SO8N packages for 256 Kbit memory density



Consumption 150 nm vs.110 nm


From 40 % up to 76% energy saving vs. 150 nm



─110 nm

─150 nm


% Saving ration of Energy (mJ) to read one page based on 110 nm








CDA register for multiple EEPROMs on same bus










Write Protect Software for data protection







Development tools for 110 nm EEPROM technology

STM32 Nucleo expansion board

STM32Cube expansion package



Discover the X-NUCLEO-EEICA1 18.23\$



Get start prototyping with X-CUBE-EEPRMA1
FREE

Try the new generation of EEPROM for your next design






Standard I²C EEPROM memory expansion board

Arduino Uno & ST Zio connectors:

Easy access to add-ons

ST morpho extension pins:
Direct access to all MCU I/Os



M24256E-F

Standard I²C EEPROM

M24M01E-F

Standard I²C EEPROM

External I²C EEPROM

Can be plugged on top of an STM32 NUCLEO-F401RE, NUCLEO-L053R8, NUCLEOG474RE, or NUCLEO-H743ZI development board





New high density I²C EEPROM 85°C – 110 nm

From 256-Kbit to 2-Mbit

M24256E-F, M24512E-F, M24M01E-F, M24M02E-F High endurance (4 million write cycles), low supply (1.6 V)



- Footprint compliant with legacy EEPROM
- Long-term price competitiveness



Densities	NRND Legacy RPNs	New RPNs	Packages	New CPNs	
256 Kbits	M24256-BF	M24256E-F	SO8N	M24256E-FMN6TP	
	M24256-BR		TSSOP	M24256E-FDW6TP	
	M24256-BW		DFN8	M24256E-FMC6TG	
	M24256-DF		DFN5	M24256E-FMH6TG	
	M24256-DR	M24256X-F	WLCSP4	M24256X-FCU6T/VF	
			SO8N	M24512E-FMN6TP	
	M24512-DF	M24512E-F M24512X-F*	TSSOP	M24512E-FDW6TP	
512 Kbits	M24512-R		DFN8	M24512E-FMC6TG	
	M24512-W		WLCSP4*	M24512X-FCP6T/VF	
				(*availability Q2-2025)	
		M24M01E-F	SO8N	M24M01E-FMN6TP	
1 Mbit			TSSOP	M24M01E-FDW6TP	
	M24M01-DF		DFN8	M24M01E-FMC6TG	
	M24M01-R		WLCSP5	M24M01E-FCS6T/VF	
		M24M01X-F	WLCSP4	M24M01X-FCU6T/VF	
	M24M02-DR	M24M02E-F	SO8N	M24M02E-FMN6TP	
2 Mbits			TSSOP	M24M02E-FDW6TP	
			DFN8	M24M02E-FMC6TG	
			WLCSP5	M24M02E-FCS6T/VF	
Footovist compliant a minima DOD combo mass d					

Footprint compliant ⇒ existing PCB can be reused

Dedicated CP on-demand with pre-programmed default device address \Rightarrow no software change



Design changes M24256-yzz vs. M24256E-F

Item	150 nm technology	110 nm technology	110
Pin package	 8 pins: SCL/SCDA/Vcc/Vss/Ei/WC Ei pins for hardware chip enable address setting 	 M24xxxE-F: 8-pin package SCL/SCDA/Vcc/Vss & (WC). And 3 "Not Connected" pins (Ei pins) 	8-pin packa Ei pins: the managed b
*Configurable device address register (CDA)	The Chip Enable Address is managed by hardware through Ei pins.	The Chip Enable Address is managed by software through the CDA register.	For 110 nm ponderson is M24526E-FM Enable Addres modified later M24256E-FM locked Chip Enable Chip Enable M24256E-FM locked Ch
**Device Type Identifier	The device 'understands':1010 for addressing the memory array1011 for addressing the identification page	 1010 for addressing the memory array 1011 for addressing the Identification page, ID Page lock status register and CDA register. 	 100 nm produ 1010 for medidentification 1011 for register The register address value
	E0 $\begin{bmatrix} 1 & 8 \end{bmatrix}$ VCC E1 $\begin{bmatrix} 2 & 7 \end{bmatrix}$ WC E2 $\begin{bmatrix} 3 & 6 \end{bmatrix}$ SCL	NC $\begin{bmatrix} 1 & 8 \\ NC \end{bmatrix}$ VCC NC $\begin{bmatrix} 2 & 7 \\ NC \end{bmatrix}$ WC SCL	*confi

VSS ☐ 4

5 SDA

5 SDA

Why choose the nm technology?

- cage (footprint) fully compliant
- e Chip Enable Address is by software thru CDA*

products, the Chip Enable is managed by software. MN6TP is delivered with Chip ess 0, address which can be

MN6T4 have pre-programmed and Enable Address "100"

lucts offer same DTI**:

- nemory array and 1011 for ion page (F8H)
- egisters.
- ers selection depends on MSB alues



nfigurable device address register

Our technology starts with You





