


 <b>IBIS</b> <b>I</b> <b>Q</b> <b>R</b>	<b>IBIS</b> <b>QUALITY</b> <b>REPORT</b>	date	1 (8)
		16-Nov-16	

## IBIS Quality Report

Company:	STMicroelectronics
IBIS file name	m34e04_a2.ibs
IBIS Version:	4.0



 life.augmented	IBIS QUALITY REPORT	date	2 (8)
		16-Nov-16	

Contents

1. MODELING ..... 3

1.1 Component description ..... 3

1.2 Modeling conditions..... 3

1.3 Circuit for data extraction..... 5


2. IBISCHK6 CHECK..... 5

2.1 Result Check by IBISCHK6..... 6

3. FUNCTIONAL CHECK..... 7

3.1 Functional verification: ..... 7

4. EXTRA INFORMATION ..... 8

 life.augmented	IBIS QUALITY REPORT	date	3 (8)
		16-Nov-16	

## 1. MODELING


IBIS (I/O, Buffer, Information, Specification) provide a standardized way, officially EIA standard 656-A-1999 and IEC 62014-1, to model behaviorally a digital component input, output and I/O buffers.

### 1.1 Component description

Component reference	Technology	Component description
M34E04	CMOS F8H	The M34E04 is a 4-Kbit Serial Presence Detect (SPD) EEPROM compatible with JEDEC EE1004 specification.


### 1.2 Modeling conditions

Simulator used	AMS 2010.2b (Mentor Graphics)
----------------	-------------------------------



**Figure 1:** IBIS model generic structure


conditions	Typical	Minimum	Maximum
Temperature [C°]	25	0	95
Voltage Supply [Volt]	3.0	2.7	3.6
Process setting	nom	weak	strong

 life.augmented	IBIS QUALITY REPORT	date	4 (8)
		16-Nov-16	

Model names (of Component)	Model Type	C_comp (typ, min, max)
mod_sda	I/O_Open_Drain	3.856pF (typ), 3.682pF(min) , 4.037pF (max)
mod_sin	Input	1.762pF (typ), 1.683pF (min) , 1.933pF (max)
mod_scl	Input	1.762pF (typ), 1.683pF (min) , 1.933pF (max)
mod_wcn	Input	1.762pF (typ), 1.683pF (min) , 1.933pF (max)


Model names (of Component)	Threshold and Vmeas	Timing parameters (if used)
mod_sin/scl/wcn	Vinl=0.90V , Vih=2.10V	
mod_sda	Vmeas=1.50V	Rref=4k, Cref=30pF, Vref=3.00V

Package	description/comment
MLP2x3 ( UDFPN8 )	Micro Leadframe Package 2mm x 3mm (8 leads)


 life.augmented	IBIS QUALITY REPORT	date	5 (8)
		16-Nov-16	

### 1.3 Circuit for data extraction

The I-V data are extracted by simulations using the simulation setup shown in figure 2 below. This model is an I/O model, other model type derived from this structure. For more accurate modeling, certain combinations of V-T tables are recommended (with exception of Input-only model types) using the simulation setup shown in figure 3, with load conditions specified.




**Figure 2:** Simulation Setup to extract **I/V** data from I/O model type



**Figure 3:** Simulation Setup to extract **V/T** data from I/O model type  
(see also Table 1)

V/T data condition extractions	Load conditions
Rising waveform	R_fix=50 Ohm, V_fix= 3.0 V
Rising waveform	R_fix=500 Ohm, V_fix= 3.0 V
Falling waveform	R_fix=50 Ohm, V_fix= 3.0 V
Falling waveform	R_fix=500 Ohm, V_fix= 3.0 V

**Table 1:** V/T curve extraction load conditions

	IBIS QUALITY REPORT	date	6 (8)
		16-Nov-16	

## 2. IBISCHK6 CHECK

The created IBIS model must be checked using IBISCHK5 parser to ensure that the syntax is correct. The result of the check is showed in the next section with some comments (optional).

### 2.1 Result Check by IBISCHK6

*IBISCHK6 V6.0.1*

*Checking m34e04\_a2.ibs for IBIS 4.2 Compatibility...*

*NOTE (line 281) - Pulldown Typical data is non-monotonic*

*NOTE (line 281) - Pulldown Minimum data is non-monotonic*


*NOTE (line 281) - Pulldown Maximum data is non-monotonic*

*Errors : 0*

*File Passed*

#### Adding comments about the Warning or Note:

The output check contains some Note about non-monotonic data of I-V curves, but they are not indicative of problems inside the model.

 life.augmented	IBIS QUALITY REPORT	date	7 (8)
		16-Nov-16	


### 3. FUNCTIONAL CHECK

The created IBIS model must be compared with the Original Buffer circuit. The signal outputs, in the same load conditions ( Figure 4), must match. These output comparisons are presented in TYP, MIN and MAX condition. This section cannot be defined for Input and Terminator model type, because they are input-only model types.


How well results are matched?	Put "X" into the right filed
Curves shape match correctly, but there is a little time translation.	
Curves shape match correctly, but there is a mismatch into the Overshoot and/or Undershoot regions.	
Curves match well.	X


#### 3.1 Functional verification

Circuit used for output comparison results is illustrated in figure 4.



**Figure 4:** Circuit used for functional check

 life.augmented	IBIS QUALITY REPORT	date	8 (8)
		16-Nov-16	



**Figure 5: IBIS vs Eldo comparison results of “mod\_sda” Model**

Output Comparisons:

<b>Adding comments about the comparison:</b>

## 4. EXTRA INFORMATION

This section can contains other extra informations, to explain some other features of peculiar IBIS model

Other specifications	description