

 <div data-bbox="491 98 536 259"> <b>I Q R</b> </div>	IBIS QUALITY REPORT	date	1 (8)
		26-Jan-23	

## IBIS Quality Report

Company:	STMicroelectronics
IBIS file name	m24512e_3d3_dfn8.ibs
IBIS Version:	4.0

	<b>IBIS QUALITY REPORT</b>	date	2 (8)
		26-Jan-23	

**Contents**

1. MODELING..... 3

1.1 Component description..... 3

1.2 Modeling conditions ..... 3

1.3 Circuit for data extraction ..... 5

2. IBISCHK6 CHECK ..... 6

2.1 Result Check by IBISCHK6 ..... 6

3. FUNCTIONAL CHECK..... 7

3.1 Functional verification..... 7

4. EXTRA INFORMATION ..... 8

	<b>IBIS QUALITY REPORT</b>	date	3 (8)
		26-Jan-23	

# 1. MODELING


IBIS (I/O, Buffer, Information, Specification) provide a standardized way, officially EIA standard 656-A-1999 and IEC 62014-1, to model behaviorally a digital component input, output and I/O buffers.

## 1.1 Component description

Component name	Technology	Component description
M24512E	CMOS	The M24512E is a 512-Kbit serial I2C bus EEPROM in DFN8 package.

## 1.2 Modeling conditions

Simulator used	AMS 2018.2 (Mentor Graphics)
----------------	------------------------------



**Figure 1:** IBIS model generic structure

conditions	Typical	Minimum	Maximum
Temperature [C°]	25	-40	85
Voltage Supply [Volt]	3.30	3.00	3.60
Process setting	nom	weak	strong

	<b>IBIS QUALITY REPORT</b>	date	4 (8)
		26-Jan-23	

<b>Model names</b> (of Component)	<b>Model Type</b>	<b>C_comp (typ, min, max)</b>
mod_scl	Input	1.062pF (typ), 1.014pF(min) , 1.112pF(max)
mod_wcn	Input	1.062pF (typ), 1.014pF(min) , 1.112pF(max)
mod_sda	I/O_Open_Drain	2.548pF (typ), 2.320pF (min) , 2.655pF(max)


<b>Model names</b> (of Component)	<b>Threshold and Vmeas</b>	<b>Timing parameters (if used)</b>
mod_scl/wcn	Vinl=0.990V , Vinh=1.650V (typ)	
mod_sda	Vmeas=1.650V (typ)	Cref=30pF Rref=500 Vref=3.3V

<b>Package</b>	<b>Description</b>
DFN8 Package	8 pins DFN8


	<b>IBIS QUALITY REPORT</b>	date	5 (8)
		26-Jan-23	

### 1.3 Circuit for data extraction

The I-V data are extracted by simulations using the simulation setup shown in figure 2 below. This model is an I/O model, other model type derived from this structure. For more accurate modeling, certain combinations of V-T tables are recommended (with exception of Input-only model types) using the simulation setup shown in figure 3, with load conditions specified.



**Figure 2:** Simulation Setup to extract **I/V** data from I/O model type



**Figure 3:** Simulation Setup to extract **V/T** data from I/O model type (see also Table 1)

<b>V/T data condition extractions</b>	<b>Load conditions</b>
Rising waveform	$R_{fix}=50\text{ Ohm}$ , $V_{fix}= 3.3\text{ V}$
Rising waveform	$R_{fix}=200\text{ Ohm}$ , $V_{fix}= 3.3\text{ V}$
Falling waveform	$R_{fix}=200\text{ Ohm}$ , $V_{fix}= 3.3\text{ V}$
Falling waveform	$R_{fix}=50\text{ Ohm}$ , $V_{fix}= 3.3\text{ V}$

**Table 1:** V/T curve extraction load conditions

	<b>IBIS QUALITY REPORT</b>	date	6 (8)
		26-Jan-23	

## 2. IBISCHK6 CHECK

The created IBIS model must be checked using IBISCHK6 parser to ensure that the syntax is correct. The result of the check is showed in the next section with some comments (optional).

### 2.1 Result Check by IBISCHK6

*IBISCHK6 V6.0.1*

*Checking m24512e\_3d3\_dfn8.ibs for IBIS 4.2 Compatibility...*

*Errors: 0*

*File Passed*

<b>Adding comments about the Warning or Note:</b>
The output check contains no Warnings and no Notes.

	<b>IBIS QUALITY REPORT</b>	date	7 (8)
		26-Jan-23	


### 3. FUNCTIONAL CHECK

The created IBIS model must be compared with the Original Buffer circuit. The signal outputs, in the same load conditions ( Figure 4), must match. These output comparisons are presented in TYP, MIN and MAX condition. This section cannot be defined for Input and Terminator model type, because they are input-only model types.

How well results are matched?	Put “X” into the right filed
Curves shape match correctly, but there is a little time translation.	
Curves shape match correctly, but there is a mismatch into the Overshoot and/or Undershoot regions.	
Curves match well.	X

#### 3.1 Functional verification

Circuit used for output comparison results is illustrated in figure 4.



**Figure 4:** Circuit used for functional check

	IBIS QUALITY REPORT	date	8 (8)
		26-Jan-23	




Figure 5: IBIS vs Eldo (original) comparison results of “mod\_sda” Model

Output Comparisons:

<b>Adding comments about the comparison:</b>

4. EXTRA INFORMATION

This section can contain other extra information, to explain some other features of peculiar IBIS model

Other specifications	description