

Errata sheet

# STM32WB10CC device errata

## **Applicability**

This document applies to STM32WB10CC devices and the device variants as stated in this page.

It gives a summary and a description of the device errata, with respect to the device datasheet and reference manual RM0478. Deviation of the real device behavior from the intended device behavior is considered to be a device limitation. Deviation of the description in the reference manual or the datasheet from the intended device behavior is considered to be a documentation erratum. The term "errata" applies both to limitations and documentation errata.

**Table 1. Device variants** 

Reference	Silicon revision codes		
Reference	Device marking <sup>(1)</sup>	REV_ID <sup>(2)</sup>	
STM32WB10CC	В	0x2000	
STIVISZWBTUCC	Z	0x2001	

<sup>1.</sup> Refer to the device datasheet for how to identify this code on different types of package.

<sup>2.</sup> REV\_ID[15:0] bitfield of DBGMCU\_IDCODE register.



# 1 Summary of device errata

The following table gives a quick reference to the STM32WB10CC device limitations and their status:

A = limitation present, workaround available

N = limitation present, no workaround available

P = limitation present, partial workaround available

"-" = limitation absent

Applicability of a workaround may depend on specific conditions of target application. Adoption of a workaround may cause restrictions to target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes, of the function concerned.

Table 2. Summary of device limitations

			Sta	tus	
Function	Section	Limitation	Rev. B	Rev. Z	
	2.1.1	Interrupted loads to SP can cause erroneous behavior	А	Α	
Arm Cortex-M4 FPU core	2.1.2	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	Α	Α	
	2.1.3	Store immediate overlapping exception return operation might vector to incorrect interrupt	Α	Α	
	2.1.1 Interrupted loads to SP can cause erroneous behavior  2.1.2 VDIV or VSQRT instructions might not complete correctly when very short ISRs are used  2.1.3 Store immediate overlapping exception return operation might vector to incorrect interrupt  2.3.1 Full JTAG configuration without NJTRST pin cannot be used  1.3.2 Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled  2.3.3 Auto-incrementing feature of the debug port cannot span more than 1 Kbyte  2.3.4 FLASH_ECCR corrupted upon reset or power-down occurring during flash memory program or erase operation  2.3.5 PH3 signal transitions disturb LSE  2.3.6 Incorrect exit from Stop modes when the DBGMCU/DBG_STOP is enabled  2.3.7 System reset falls to initialize SRAM2 parity if SRAM2_RST is set  2.3.8 SRAM2 content lost upon wakeup from Standby if SRAM2_RST is set  2.3.9 With HSEGMC greater than 3, the HSE accuracy may not fulfill RF requirements  System  2.3.10 Wakeup impossible if Standby entered with pre-divided HSE used as system clock  2.3.11 LSI2 accuracy varies with biasing current  2.3.12 Corrupted content of the backup domain due to a missed power-on reset after this domain supply voltage drop  2.3.13 Overconsumption in Shutdown mode under specific conditions  2.3.14 CPU2 hard fault when changing C2HPRE clock divider in RCC_EXTCFGR register on CPU1  2.3.15 Potential isolation issue between CPU1 and CPU2  2.3.16 Debug HALT command in debug emulation generates HardFault  2.3.17 Certain bits of the PWR_PDCRC register cannot be read  2.3.18 LSCO on PH3/BOOT0 is interrupted if an alternate function is selected for PC3	Α	Α		
	2.3.2		Α	Α	
	2.3.3		Α	Α	
	2.3.4		Α	Α	
	2.3.5	PH3 signal transitions disturb LSE	N	N	
	2.3.6	· —	Α	Α	
	2.3.7	System reset fails to initialize SRAM2 parity if SRAM2_RST is set	Α	Α	
	2.3.8	SRAM2 content lost upon wakeup from Standby if SRAM2_RST is set	N	N	
	2.3.9			Α	
System	2.3.10		Α	Α	
	2.3.11	LSI2 accuracy varies with biasing current	Α	Α	
	2.3.12		Α	Α	
	2.3.13	Overconsumption in Shutdown mode under specific conditions	Α	Α	
	2.3.14		Α	Α	
	2.3.15	Potential isolation issue between CPU1 and CPU2	Р	Р	
	2.3.16	Debug HALT command in debug emulation generates HardFault	Α	Α	
	2.3.17	Certain bits of the PWR_PDCRC register cannot be read	N	N	
	2.3.18		Α	Α	
	2.3.19	LSCO is erroneously output on PH3/BOOT instead of EVENT_OUT	Α	Α	

ES0556 - Rev 7 page 2/31



			Sta	itus
Function	Section	Limitation	Rev. B	Rev. Z
Radio system	2.4.1	RF system wake-up clock set to HSE/1024 cannot be changed	Α	Α
DMA	2.5.1	DMA disable failure and error flag omission upon simultaneous transfer error and global flag clear	Α	Α
	2.6.1	SOFx not asserted when writing into DMAMUX_CFR register	N	N
	2.6.2	OFx not asserted for trigger event coinciding with last DMAMUX request	N	N
DMAMUX	2.6.3	OFx not asserted when writing into DMAMUX_RGCFR register	N	N
	2.6.4	Wrong input DMA request routed upon specific DMAMUX_CxCR register write coinciding with synchronization event	Α	Α
	2.7.1	Overrun flag is not set if EOC reset coincides with new conversion end	Р	Р
	2.7.2	Writing ADC_CFGR1 register while ADEN bit is set resets RES[1:0] bitfield	А	Α
ADC	2.7.3	Out-of-threshold value is not detected in AWD1 Single mode	Α	Α
	2.7.4	Writing ADC_CFGR2 register while ADEN bit is set resets CKMODE[1:0] bitfield	А	Α
	2.7.5	ADC offset may be out of specification	Α	-
TSC	2.8.1	TSC signal-to-noise concern under specific conditions	Α	Α
	2.9.1	One-pulse mode trigger not detected in master-slave reset + trigger configuration	Р	Р
TIM	2.9.2	Consecutive compare event missed in specific conditions	N	N
	2.9.3	Output compare clear not working with external counter reset	Р	Р
	2.10.1	Device may remain stuck in LPTIM interrupt when entering Stop mode	Α	Α
LPTIM	2.10.2	Device may remain stuck in LPTIM interrupt when clearing event flag	Α	Α
LFTIIVI	2.10.3	LPTIM events and PWM output are delayed by one kernel clock cycle	Α	Α
	2.10.4	LPTIM clocked by LSI2 also requires LSI1	Α	Α
	2.11.1	RTC interrupt can be masked by another RTC interrupt	Α	Α
RTC and TAMP	2.11.2	Calendar initialization may fail in case of consecutive INIT mode entry	Α	Α
	2.11.3	Alarm flag may be repeatedly set when the core is stopped in debug	N	N
	2.12.1	Wrong data sampling when data setup time ( $t_{\text{SU;DAT}}$ ) is shorter than one I2C kernel clock period	Р	Р
	2.12.2	Spurious bus error detection in controller mode	Α	Α
I2C	2.12.3	Spurious controller transfer upon own target address match	Р	Р
	2.12.5	OVR flag not set in underrun condition	N	N
	2.12.6	Transmission stalled after first byte transfer	Α	Α
LICADT	2.13.1	Anticipated end-of-transmission signaling in SPI slave mode	Α	Α
USART	2.13.2	Data corruption due to noisy receive line	Α	Α
	2.14.1	BSY bit may stay high when SPI is disabled	Α	Α
SPI	2.14.2	BSY bit may stay high at the end of data transfer in slave mode	Α	Α
	2.14.3	Wrong CRC in full-duplex mode handled by DMA with imbalanced setting of data counters	Α	Α

The following table gives a quick reference to the documentation errata.

ES0556 - Rev 7 page 3/31





## Table 3. Summary of device documentation errata

Function	Section	Documentation erratum
I2C	2.12.4	START bit is cleared upon setting ADDRCF, not upon address match

ES0556 - Rev 7 page 4/31



## 2 Description of device errata

The following sections describe the errata of the applicable devices with Arm<sup>®</sup> core and provide workarounds if available. They are grouped by device functions.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

## 2.1 Arm Cortex-M4 FPU core

Reference manual and errata notice for the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 FPU core core revision r0p1 is available from http://infocenter.arm.com. Only applicable information from the Arm errata notice is replicated in this document.

### 2.1.1 Interrupted loads to SP can cause erroneous behavior

This limitation is registered under Arm ID number 752770 and classified into "Category B". Its impact to the device is minor.

#### **Description**

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behavior can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

- LDR SP, [Rn],#imm
- LDR SP, [Rn,#imm]!
- LDR SP, [Rn,#imm]
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

- LDR SP,[Rn],#imm
- LDR SP,[Rn,#imm]!

As compilers do not generate these particular instructions, the limitation is only likely to occur with hand-written assembly code.

## Workaround

Both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

## 2.1.2 VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

This limitation is registered under Arm ID number 776924 and classified into "Category B". Its impact to the device is limited.

#### **Description**

The VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.

ES0556 - Rev 7 page 5/31



The failure occurs when the following condition is met:

- 1. The floating point unit is enabled
- 2. Lazy context saving is not disabled
- 3. A VDIV or VSQRT is executed
- 4. The destination register for the VDIV or VSQRT is one of s0 s15
- 5. An interrupt occurs and is taken
- 6. The interrupt service routine being executed does not contain a floating point instruction
- 7. Within 14 cycles after the VDIV or VSQRT is executed, an interrupt return is executed

A minimum of 12 of these 14 cycles are utilized for the context state stacking, which leaves 2 cycles for instructions inside the interrupt service routine, or 2 wait states applied to the entire stacking sequence (which means that it is not a constant wait state for every access).

In general, this means that if the memory system inserts wait states for stack transactions (that is, external memory is used for stack data), then this erratum cannot be observed.

The effect of this erratum is that the VDIV or VQSRT instruction does not complete correctly and the register bank and FPSCR are not updated, which means that these registers hold incorrect, out of date, data.

#### Workaround

A workaround is only required if the floating point unit is enabled. A workaround is not required if the stack is in external memory.

There are two possible workarounds:

- Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- Ensure that every interrupt service routine contains more than 2 instructions in addition to the exception return instruction.

## 2.1.3 Store immediate overlapping exception return operation might vector to incorrect interrupt

This limitation is registered under Arm ID number 838869 and classified into "Category B (rare)". Its impact to the device is minor.

#### **Description**

The core includes a write buffer that permits execution to continue while a store is waiting on the bus. Under specific timing conditions, during an exception return while this buffer is still in use by a store instruction, a late change in selection of the next interrupt to be taken might result in there being a mismatch between the interrupt acknowledged by the interrupt controller and the vector fetched by the processor.

The failure occurs when the following condition is met:

- 1. The handler for interrupt A is being executed.
- 2. Interrupt B, of the same or lower priority than interrupt A, is pending.
- 3. A store with immediate offset instruction is executed to a bufferable location.
  - STR/STRH/STRB <Rt>, [<Rn>,#imm]
  - STR/STRH/STRB <Rt>, [<Rn>,#imm]!
  - STR/STRH/STRB <Rt>, [<Rn>],#imm
- 4. Any number of additional data-processing instructions can be executed.
- 5. A BX instruction is executed that causes an exception return.
- The store data has wait states applied to it such that the data is accepted at least two cycles after the BX is executed.
  - Minimally, this is two cycles if the store and the BX instruction have no additional instructions between them.
  - The number of wait states required to observe this erratum needs to be increased by the number of cycles between the store and the interrupt service routine exit instruction.
- 7. Before the bus accepts the buffered store data, another interrupt C is asserted which has the same or lower priority as A, but a greater priority than B.

ES0556 - Rev 7 page 6/31



#### Example:

The processor should execute interrupt handler C, and on completion of handler C should execute the handler for B. If the conditions above are met, then this erratum results in the processor erroneously clearing the pending state of interrupt C, and then executing the handler for B twice. The first time the handler for B is executed it will be at interrupt C's priority level. If interrupt C is pended by a level-based interrupt which is cleared by C's handler then interrupt C will be pended again once the handler for B has completed and the handler for C will be executed.

As the STM32 interrupt C is level based, it eventually becomes pending again and is subsequently handled.

#### Workaround

For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register.

In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example:

#### ARMCC:

```
...
__schedule_barrier();
__asm{DSB};
__schedule_barrier();
}
```

#### GCC:

```
asm volatile ("dsb 0xf":::"memory");
}
```

## 2.2 Arm Cortex-M0+ core

Reference manual and errata notice for the Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ core core revision r0p1 is available from http://infocenter.arm.com.

## 2.3 System

## 2.3.1 Full JTAG configuration without NJTRST pin cannot be used

## **Description**

When using the JTAG debug port in Debug mode, the connection with the debugger is lost if the NJTRST pin (PB4) is used as a GPIO or for an alternate function other than NJTRST. Only the 4-wire JTAG port configuration is impacted.

#### Workaround

Use the SWD debug port instead of the full 4-wire JTAG port.

## 2.3.2 Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled

## Description

When entering Stop mode with the temperature sensor channel and the associated ADC(s) enabled, the internal voltage reference may be corrupted.

The occurrence of the corruption depends on the supply voltage and the temperature.

The corruption of the internal voltage reference may cause:

- an overvoltage in V<sub>CORE</sub> domain
- an overshoot / undershoot of internal clock (LSI, HSI, MSI) frequencies
- a spurious brown-out reset

The limitation applies to Stop 1 and Stop 2 modes.

ES0556 - Rev 7 page 7/31



Before entering Stop mode:

- Disable the ADC(s) using the temperature sensor signal as input, and/or
- Disable the temperature sensor channel, by clearing the CH17SEL bit of the ADCx CCR register.

Disabling both the ADC(s) and the temperature sensor channel reduces the power consumption during Stop mode.

## 2.3.3 Auto-incrementing feature of the debug port cannot span more than 1 Kbyte

#### Description

The address auto-increment function of the AP2/AHB access ports is limited to 1 Kbyte of contiguous data.

#### Workaround

To write a contiguous chunk of data larger than 1 Kbyte to an AP2/AHB access port, split and write it in blocks not exceeding 1 Kbyte each.

# 2.3.4 FLASH\_ECCR corrupted upon reset or power-down occurring during flash memory program or erase operation

## Description

Reset or power-down occurring during a flash memory location program or erase operation, followed by a read of the same memory location, may lead to a corruption of the FLASH\_ECCR register content.

#### Workaround

Under such condition, erase the page(s) corresponding to the flash memory location.

#### 2.3.5 PH3 signal transitions disturb LSE

## Description

Toggling on the PH3 port disturbs the LSE clock. The PH3 port may not be usable at the same time as LSE is used.

#### Workaround

None

## 2.3.6 Incorrect exit from Stop modes when the DBGMCU/DBG\_STOP is enabled

#### Description

When DBG\_STOP is set in the microcontroller debug unit (DBGMCU), systick is still running and can trigger the CPU to exit Stop 0, Stop 1, or Stop 2, but the system remains in low power state. The CPU therefore fetches incorrect data from the inactive Flash which will generate a hard fault.

#### Workaround

Disable systick before entering in Stop mode when DBG\_STOP is set in DBGMCU.

## 2.3.7 System reset fails to initialize SRAM2 parity if SRAM2\_RST is set

#### **Description**

With the SRAM2\_RST and SRAM2\_PE bits set, the hardware does not correctly initialize the parity upon the system reset. As a consequence, read accesses to SRAM2 locations not previously written by the CPU trigger an NMI due to failing parity check.

ES0556 - Rev 7 page 8/31



When enabling the SRAM2 parity by setting the SRAM2\_PE bit, then before any reading of the unsecure SRAM2 memories (*a* and *b*), initialize them with the CPU1 then start the CPU2. The CPU2 takes care of initializing the SRAM2 secure memories (*a* and *b*).

Note: Unsecure SRAM2 zones that are never read do not require initialization by the CPU1.

#### 2.3.8 SRAM2 content lost upon wakeup from Standby if SRAM2\_RST is set

#### **Description**

With the SRAM2\_RST option bit set, the retained SRAM2 content is unduly lost upon wakeup from Standby mode.

Note: With the SRAM2\_RST option bit cleared, the retained SRAM2 content is duly kept upon wakeup from Standby mode.

#### Workaround

None.

## 2.3.9 With HSEGMC greater than 3, the HSE accuracy may not fulfill RF requirements

## **Description**

HSEGMC[2:0] values above 3 may result in HSE instability that causes a breach of the RF requirements for HSE accuracy.

#### Workaround

Keep the value of the HSEGMC[2:0] bitfield lower than 4. That is, keep its bit 2 cleared.

#### 2.3.10 Wakeup impossible if Standby entered with pre-divided HSE used as system clock

## Description

The device fails to wake up if it entered Standby mode with HSE pre-divided by two used as system clock.

## Workaround

Use a clock other than HSE pre-divided by 2, such as plain HSE, MSI, HSI16, or PLL (using HSI16, MSI, or plain HSE as reference) when entering Standby mode.

## 2.3.11 LSI2 accuracy varies with biasing current

#### Description

The LSI2 clock jitter may cause the LSI2 oscillator accuracy to go out of the ±500 ppm specification.

## Workaround

Set the LSI2TRIM[3:0] bitfield of the RCC\_CSR register to 0xC.

ES0556 - Rev 7 page 9/31



# 2.3.12 Corrupted content of the backup domain due to a missed power-on reset after this domain supply voltage drop

#### **Description**

The backup domain reset may be missed upon a power-on following a power-off, if its supply voltage drops during the power-off phase hitting a window, which is few mV wide before it starts to rise again. In this critical window, the flip-flops are no longer able to safely retain the information and the backup domain reset has not yet been triggered. This window is located in the range between 100 mV and 700 mV, with the exact position depending mainly on the device and on the temperature.

This missed reset results in unpredictable values of the backup domain registers. This may cause a spurious behavior (such as driving the LSCO output pin on PA2 or influencing backup functions).

#### Workaround

Apply one of the following measures:

- In the application, let the V<sub>DD</sub> and V<sub>BAT</sub> supply voltages fall to a level below 100 mV for more than 200 ms before a new power-on.
- If the above workaround cannot be applied, and the boot follows a power-on reset, erase the backup domain by software.

When the application is using shutdown mode, user needs to discriminate between the power-on reset or an exit from a shutdown mode.

For this purpose, at least one backup register must have been previously programmed with a BKP REG VAL value with 16 bits set and 16 bits cleared.

Robustness of this workaround can be significantly improved by using a CRC rather than registers. The registers are subject to backup domain reset.

The workaround consists of calculating the CRC of the backup registers: RCC\_BDCR and RTC registers, excluding bits modified by HW.

The CRC result can be stored in the backup register instead of a fixed value. This value needs to be updated for each modification of values covered by CRC, such as by using CRC peripheral.

At the very beginning of the boot code, insert the following software sequence:

- 1. Check the BORRSTF flag of the RCC\_CSR register. If set, the reset is caused by a power on, or is exiting from shutdown mode.
- 2. If BORRSTF flag is true, and the shutdown mode is used in the application, check that the backup register value is different from BKP\_REG\_VAL. When tamper detection is enabled, check that no tamper flag is set. If both conditions are met then the reset is caused by a power-on.
- 3. If the reset is caused by a power-on, apply the following sequence:
  - a. Enable the backup domain access in the PWR, by setting the DBP bit.
  - b. Reset the backup domain, by:
    - Writing 0x0001 0000 in the RCC\_BDCR register, which sets the BDRST bit and clears other register bits that might not be reset.
    - ii. reading the RCC\_BDCR register, to make the reset time long enough
    - iii. writing 0x0000 0000 in the RCC\_BDCR register, to clear the BDRST bit
  - c. Clear the BORRSTF flag by setting the RMVF bit of the RCC\_CSR register.

## 2.3.13 Overconsumption in Shutdown mode under specific conditions

## **Description**

With the PWR\_CR2 register PLS[2:0] bitfield value different from its reset value, the device exhibits an overconsumption of several hundreds of nanoamperes after entering Shutdown mode.

## Workaround

Before entering Shutdown mode while PLS[2:0] is not at its reset value, set PLS[2:0] to its reset value and wait for at least the time specified in the following table.

ES0556 - Rev 7 page 10/31



T <sub>J</sub> (°C)	Minimum waiting time (µs)					
	V <sub>DDA</sub> = 2 V	V <sub>DDA</sub> = 3 V	V <sub>DDA</sub> = 3.3 V	V <sub>DDA</sub> = 3.6 V		
-40	26	38	42	45		
25	20	29	32	35		
50	18	27	29	32		
105	15	23	25	27		

## 2.3.14 CPU2 hard fault when changing C2HPRE clock divider in RCC\_EXTCFGR register on CPU1

#### **Description**

When CPU1 switches the system clock frequency, the C2HPRE divider may need to be updated according to CPU2 frequency requirements. Changing the C2HPRE divider by CPU1 when CPU2 is running can cause a wrong instruction fetch on CPU2, which may lead to a hard fault.

#### Workaround

To avoid this situation, once CPU2 is started, the C2HPRE divider must not be updated by CPU1. CPU1 must call the SHCI\_C2\_SetSystemClock system command to request CPU2 to manage the switch of the system clock. The C2HPRE divider is then set in a specific procedure to avoid wrong instruction fetching by CPU2.

#### 2.3.15 Potential isolation issue between CPU1 and CPU2

#### **Description**

Refer to security advisory SA0024 on www.st.com.

## Workaround

Refer to security advisory SA0024 on www.st.com.

## 2.3.16 Debug HALT command in debug emulation generates HardFault

## **Description**

When the CPU is in low-power mode with active debug emulation, and a debug HALT/RUN command sequence is submitted, the CPU wakes up and starts fetching data from the flash memory. As the flash memory is unavailable, the CPU receives random data from the bus, which causes HardFault.

Debug cannot be performed on the system when the CPU is in low-power mode, and the debug emulation is active.

## Workaround

Change the debug sequence to perform a detach/attach procedure before any HALT/RUN command. Also, enable the CDBGPWRUPREQ wake-up on EXTI before the CPU goes in deep-sleep state. Do not set a breakpoint while in low-power mode, or only set a breakpoint when in Run or Sleep mode.

## 2.3.17 Certain bits of the PWR\_PDCRC register cannot be read

## **Description**

The bits PD15 and PD14 in the PWR\_PDCRC register are not readable. The values may not reflect the expected values set during writing.

#### Workaround

None.

ES0556 - Rev 7 page 11/31



#### 2.3.18 LSCO on PH3/BOOT0 is interrupted if an alternate function is selected for PC3

#### **Description**

LSCO on the PH3/BOOT0 pin stops operating when an alternate function is set on the PC3 pin.

Note: This issue does not impact the low-speed clock that is still properly running.

#### Workaround

Use LSCO on the PA2 or PC12 pin.

#### 2.3.19 LSCO is erroneously output on PH3/BOOT instead of EVENT OUT

#### **Description**

If PH3 is configured for EVENT\_OUT and LSCO is enabled on any pin, the LSCO output is also on PH3 instead of EVENT\_OUT.

Note: This issue does not impact the low-speed clock that is still properly running.

## Workaround

Use the PH3/BOOT0 pin as LSCO output and use another pin as EVENT OUT.

## 2.4 Radio system

## 2.4.1 RF system wake-up clock set to HSE/1024 cannot be changed

#### **Description**

Once the RFWKPSEL[1:0] bitfield of the RCC\_CSR register is set to 11, setting it to any other value or performing a system reset prevents the RF system from waking with another wakeup clock.

Note: The value 11 of the bitfield selects HSE divided by 1024 as the RF system wakeup clock.

#### Workaround

Apply a POR to change the RF system wakeup clock.

## 2.5 DMA

# 2.5.1 DMA disable failure and error flag omission upon simultaneous transfer error and global flag clear

## **Description**

Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx flags are raised and the channel x is normally automatically disabled. However, if in the same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the DMA\_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.

This issue does not occur with ST's HAL software that does not use and clear the GIFx flag when the channel is active.

## Workaround

Do not clear GIFx flags when the channel is active. Instead, use HTIFx, TCIFx, and TEIFx specific event flags and their corresponding clear bits.

ES0556 - Rev 7 page 12/31



#### 2.6 DMAMUX

## 2.6.1 SOFx not asserted when writing into DMAMUX\_CFR register

#### **Description**

The SOFx flag of the DMAMUX\_CSR status register is not asserted if overrun from another DMAMUX channel occurs when the software writes into the DMAMUX\_CFR register.

This can happen when multiple DMA channels operate in synchronization mode, and when overrun can occur from more than one channel. As the SOFx flag clear requires a write into the DMAMUX\_CFR register (to set the corresponding CSOFx bit), overrun occurring from another DMAMUX channel operating during that write operation fails to raise its corresponding SOFx flag.

#### Workaround

None. Avoid the use of synchronization mode for concurrent DMAMUX channels, if at least two of them potentially generate synchronization overrun.

### 2.6.2 OFx not asserted for trigger event coinciding with last DMAMUX request

#### **Description**

In the DMAMUX request generator, a trigger event detected in a critical instant of the last-generated DMAMUX request being served by the DMA controller does not assert the corresponding trigger overrun flag OFx. The critical instant is the clock cycle at the very end of the trigger overrun condition.

Additionally, upon the following trigger event, one single DMA request is issued by the DMAMUX request generator, regardless of the programmed number of DMA requests to generate.

The failure only occurs if the number of requests to generate is set to more than two (GNBREQ[4:0] > 00001).

#### Workaround

Make the trigger period longer than the duration required for serving the programmed number of DMA requests, so as to avoid the trigger overrun condition from occurring on the very last DMA data transfer.

## 2.6.3 OFx not asserted when writing into DMAMUX\_RGCFR register

## **Description**

The OFx flag of the DMAMUX\_RGSR status register is not asserted if an overrun from another DMAMUX request generator channel occurs when the software writes into the DMAMUX\_RGCFR register. This can happen when multiple DMA channels operate with the DMAMUX request generator, and when an overrun can occur from more than one request generator channel. As the OFx flag clear requires a write into the DMAMUX\_RGCFR register (to set the corresponding COFx bit), an overrun occurring in another DMAMUX channel operating with another request generator channel during that write operation fails to raise the corresponding OFx flag.

#### Workaround

None. Avoid the use of request generator mode for concurrent DMAMUX channels, if at least two channels are potentially generating a request generator overrun.

ES0556 - Rev 7 page 13/31



# 2.6.4 Wrong input DMA request routed upon specific DMAMUX\_CxCR register write coinciding with synchronization event

#### **Description**

If a write access into the DMAMUX\_CxCR register having the SE bit at zero and SPOL[1:0] bitfield at a value other than 00:

- sets the SE bit (enables synchronization),
- modifies the values of the DMAREQ\_ID[5:0] and SYNC\_ID[4:0] bitfields, and
- does not modify the SPOL[1:0] bitfield,

and if a synchronization event occurs on the previously selected synchronization input exactly two AHB clock cycles before this DMAMUX\_CxCR write, then the input DMA request selected by the DMAREQ\_ID[5:0] value before that write is routed.

#### Workaround

Ensure that the SPOL[1:0] bitfield is at 00 whenever the SE bit is 0. When enabling synchronization by setting the SE bit, always set the SPOL[1:0] bitfield to a value other than 00 with the same write operation into the DMAMUX\_CxCR register.

## 2.7 ADC

#### 2.7.1 Overrun flag is not set if EOC reset coincides with new conversion end

#### **Description**

If the EOC flag is cleared by an ADC\_DR register read operation or by software during the same APB cycle in which the data from a new conversion are written in the ADC\_DR register, the overrun event duly occurs (which results in the loss of either current or new data) but the overrun flag (OVR) may stay low.

#### Workaround

Clear the EOC flag, by performing an ADC\_DR read operation or by software within less than one ADC conversion cycle period from the last conversion cycle end, in order to avoid the coincidence with the end of the new conversion cycle.

## 2.7.2 Writing ADC CFGR1 register while ADEN bit is set resets RES[1:0] bitfield

#### **Description**

Modifying the ADC\_CFGR1 register while ADC is enabled (ADEN set in ADC\_CR) resets RES[1:0] to 00 whatever the bitfield previous value.

#### Workaround

Apply the following sequence:

- 1. Set ADDIS to disable the ADC, and wait until ADEN is cleared.
- 2. Program the ADC CFGR1 register according to the application requirements.
- 3. Set ADEN bit.

#### 2.7.3 Out-of-threshold value is not detected in AWD1 Single mode

## Description

AWD1 analog watchdog does not detect that the result of a converted channel has reached the programmed threshold when the ADC operates in Single mode, performs a sequence of conversions, and one of the converted channels other than the first one is monitored by the AWD1 analog watchdog.

ES0556 - Rev 7 page 14/31



Apply one of the following measures:

- Use a conversion sequence of one single channel.
- Configure the monitored channel as the first one of the sequence.

## 2.7.4 Writing ADC\_CFGR2 register while ADEN bit is set resets CKMODE[1:0] bitfield

#### **Description**

Modifying the ADC\_CFGR2 register while ADC is enabled (ADEN set in ADC\_CR) resets CKMODE[1:0] to 00 whatever the bitfield previous value.

#### Workaround

Apply the following sequence:

- 1. Set ADDIS to disable the ADC, and wait until ADEN is cleared.
- 2. Program the ADC CFGR2 register according to the application requirements.
- 3. Set ADEN bit.

## 2.7.5 ADC offset may be out of specification

#### **Description**

When the  $V_{REF+}$  voltage is lower than 3.0 V, the ADC hardware calibration may not fully compensate for the offset error caused by the diffusion process variation. When this occurs, the CALFACT register value is either 0x00 or 0x7F and the EO parameter is out of the maximum stated in the device data sheet. To reflect this, the following specification substitutes the one in the device datasheet:

Symbol	Parameter	Condition	Min	Тур	Max	Unit

#### Workaround

Apply one of the following measures:

- Use V<sub>DDA</sub> and V<sub>REF+</sub> higher than 3V.
- Use the ADC for measuring a difference between two DC voltages or for measuring AC voltages with a head room to V<sub>REF+</sub> and V<sub>SSA</sub> greater than the voltage corresponding to EO(max).
- In the hardware application, make V<sub>REF+</sub> and V<sub>SSA</sub> available on the ADC GPIO inputs. Then if CALFACT register value indicates 0x00 or 0x7F after the hardware calibration, compensate A/D conversions by software for the ADC offset remaining after the hardware compensation as follows:
  - For CALFACT equal to 0x00:
    - With the ADC, measure the V<sub>REF+</sub> voltage through the GPIO channel. Subtract the A/D conversion result from the full-scale value plus one (4096 for a 12-bit ADC), to obtain the offset value. For example, if the A/D conversion result is 4093, the offset value is 3 (3 LSBs).
    - 2. Add the offset value to any further A/D conversion result. For example, if the A/D conversion result is 1550, the result after this compensation is 1553.
  - For CALFACT equal to 0x7F:
    - 1. With the ADC, measure the V<sub>SSA</sub> voltage through the GPIO channel, to obtain the offset value, for example 4 (4 LSBs).
    - Subtract the offset value from any further A/D conversion result. For example, if the A/D conversion result is 1550, the result after this compensation is 1546.

Note: For better accuracy of the remaining offset measurement, it is recommended to use an average of multiple (for example eight) A/D conversions.

Note: The compensation for the offset remaining after the hardware calibration reduces the effective ADC conversion range.

ES0556 - Rev 7 page 15/31



## 2.8 TSC

## 2.8.1 TSC signal-to-noise concern under specific conditions

#### **Description**

 $V_{DD}$  equal to or greater than  $V_{DDA}$  may lead (depending on part) to some degradation of the signal-to-noise ratio on the TSC analog I/O group 2.

The lower are the sampling capacitor  $(C_S)$  and the sensing electrode  $(C_X)$  capacitances, the worse is the signal-to-noise ratio degradation.

#### Workaround

Apply one of the following measures:

- Maximize C<sub>S</sub> capacitance.
- Use the analog I/O group 2 as active shield.

## 2.9 TIM

## 2.9.1 One-pulse mode trigger not detected in master-slave reset + trigger configuration

#### **Description**

The failure occurs when several timers configured in one-pulse mode are cascaded, and the master timer is configured in combined reset + trigger mode with the MSM bit set:

OPM = 1 in TIMx\_CR1, SMS[3:0] = 1000 and MSM = 1 in TIMx\_SMCR.

The MSM delays the reaction of the master timer to the trigger event, so as to have the slave timers cycle-accurately synchronized.

If the trigger arrives when the counter value is equal to the period value set in the TIMx\_ARR register, the one-pulse mode of the master timer does not work and no pulse is generated on the output.

#### Workaround

None. However, unless a cycle-level synchronization is mandatory, it is advised to keep the MSM bit reset, in which case the problem is not present. The MSM = 0 configuration also allows decreasing the timer latency to external trigger events.

## 2.9.2 Consecutive compare event missed in specific conditions

## **Description**

Every match of the counter (CNT) value with the compare register (CCR) value is expected to trigger a compare event. However, if such matches occur in two consecutive counter clock cycles (as consequence of the CCR value change between the two cycles), the second compare event is missed for the following CCR value changes:

- in edge-aligned mode, from ARR to 0:
  - first compare event: CNT = CCR = ARR
  - second (missed) compare event: CNT = CCR = 0
- <u>in center-aligned mode while up-counting</u>, from ARR-1 to ARR (possibly a new ARR value if the period is also changed) at the crest (that is, when TIMx\_RCR = 0):
  - first compare event: CNT = CCR = (ARR-1)
  - second (missed) compare event: CNT = CCR = ARR
- in center-aligned mode while down-counting, from 1 to 0 at the valley (that is, when TIMx RCR = 0):
  - first compare event: CNT = CCR = 1
  - second (missed) compare event: CNT = CCR = 0

This typically corresponds to an abrupt change of compare value aiming at creating a timer clock single-cycle-wide pulse in toggle mode.

ES0556 - Rev 7 page 16/31



Note:

As a consequence:

- In toggle mode, the output only toggles once per counter period (squared waveform), whereas it is expected to toggle twice within two consecutive counter cycles (and so exhibit a short pulse per counter
- In center mode, the compare interrupt flag does note rise and the interrupt is not generated.

The timer output operates as expected in modes other than the toggle mode.

#### Workaround

None.

#### 2.9.3 Output compare clear not working with external counter reset

#### Description

The output compare clear event (ocref clr) is not correctly generated when the timer is configured in the following slave modes: Reset mode, Combined reset + trigger mode, and Combined gated + reset mode.

The PWM output remains inactive during one extra PWM cycle if the following sequence occurs:

- 1. The output is cleared by the ocref clr event.
- 2. The timer reset occurs before the programmed compare event.

#### Workaround

Apply one of the following measures:

- Use BKIN (or BKIN2 if available) input for clearing the output, selecting the Automatic output enable mode
- Mask the timer reset during the PWM ON time to prevent it from occurring before the compare event (for example with a spare timer compare channel open-drain output connected with the reset signal, pulling the timer reset line down).

#### **LPTIM** 2.10

#### 2.10.1 Device may remain stuck in LPTIM interrupt when entering Stop mode

#### **Description**

This limitation occurs when disabling the low-power timer (LPTIM).

When the user application clears the ENABLE bit in the LPTIM CR register within a small time window around one LPTIM interrupt occurrence, then the LPTIM interrupt signal used to wake up the device from Stop mode may be frozen in active state. Consequently, when trying to enter Stop mode, this limitation prevents the device from entering low-power mode and the firmware remains stuck in the LPTIM interrupt routine.

This limitation applies to all Stop modes and to all instances of the LPTIM. Note that the occurrence of this issue is very low.

## Workaround

In order to disable a low power timer (LPTIMx) peripheral, do not clear its ENABLE bit in its respective LPTIM CR register. Instead, reset the whole LPTIMx peripheral via the RCC controller by setting and resetting its respective LPTIMxRST bit in the relevant RCC register.

#### 2.10.2 Device may remain stuck in LPTIM interrupt when clearing event flag

#### **Description**

This limitation occurs when the LPTIM is configured in interrupt mode (at least one interrupt is enabled) and the software clears any flag in LPTIM ISR register by writing its corresponding bit in LPTIM ICR register. If the interrupt status flag corresponding to a disabled interrupt is cleared simultaneously with a new event detection, the set and clear commands might reach the APB domain at the same time, leading to an asynchronous interrupt signal permanently stuck high.

ES0556 - Rev 7 page 17/31



This issue can occur either during an interrupt subroutine execution (where the flag clearing is usually done), or outside an interrupt subroutine.

Consequently, the firmware remains stuck in the LPTIM interrupt routine, and the device cannot enter Stop mode.

#### Workaround

To avoid this issue, it is strongly advised to follow the recommendations listed below:

- Clear the flag only when its corresponding interrupt is enabled in the interrupt enable register.
- If for specific reasons, it is required to clear some flags that have corresponding interrupt lines disabled in the interrupt enable register, it is recommended to clear them during the current subroutine prior to those which have corresponding interrupt line enabled in the interrupt enable register.
- Flags must not be cleared outside the interrupt subroutine.

Note:

The standard clear sequence implemented in the HAL\_LPTIM\_IRQHandler in the STM32Cube is considered as the proper clear sequence.

#### 2.10.3 LPTIM events and PWM output are delayed by one kernel clock cycle

#### **Description**

The compare match event (CMPM), auto reload match event (ARRM), PWM output level and interrupts are updated with a delay of one kernel clock cycle.

Consequently, it is not possible to generate PWM with a duty cycle of 0% or 100%.

The following waveform gives the example of PWM output mode and the effect of the delay:

LPTIM ARR 0x0A LPTIM CMP 0x06 LPTIM\_CNT 0x05 0x06 0x07 0x08 0x09 0x0A 0x00 0x01 0x02 PWM output ARRM = 1 CMPM = 1

Figure 1. Example of PWM output mode

## Workaround

Set the compare value to the desired value minus 1. For instance in order to generate a compare match when  $LPTM\_CNT = 0x08$ , set the compare value to 0x07.

## 2.10.4 LPTIM clocked by LSI2 also requires LSI1

#### **Description**

#### When

- LSI is selected as the LPTIMx clock, through the LPTIMxSEL[1:0] bitfield of the RCC\_CCIPR register, and
- the LSI2 oscillator is enabled and automatically selected as the LSI clock source, and
- the LSI1 oscillator is idle,

the LPTIMx peripheral is expected to operate normally, clocked by LSI2.

However, as the LSI1 clock gates an internal signal required for LPTIMx, LPTIMx does not operate.

ES0556 - Rev 7 page 18/31



Enable the LSI1 clock whenever LPTIMxSEL[1:0] selects LSI.

## 2.11 RTC and TAMP

## 2.11.1 RTC interrupt can be masked by another RTC interrupt

#### **Description**


One RTC interrupt request can mask another RTC interrupt request if they share the same EXTI configurable line. For example, interrupt requests from Alarm A and Alarm B or those from tamper and timestamp events are OR-ed to the same EXTI line (refer to the EXTI line connections table in the Extended interrupt and event controller (EXTI) section of the reference manual).

The following code example and figure illustrate the failure mechanism: The Alarm A event is lost (fails to generate interrupt) as it occurs in the failure window, that is, after checking the Alarm A event flag but before the effective clear of the EXTI interrupt flag by hardware. The effective clear of the EXTI interrupt flag is delayed with respect to the software instruction to clear it.

Alarm interrupt service routine:

```
void RTC_Alarm_IRQHandler(void)
{
    CLEAR_ALARM_EXTI(); /* Clear the EXTI line flag for RTC alarms*/
    If(ALRAF) /* Check if Alarm A triggered ISR */
        CLEAR_FLAG(ALRAF); /* Clear the Alarm A interrupt pending bit */
        PROCESS_AlarmAEvent(); /* Process Alarm A event */
    }
    If(ALRBF) /* Check if Alarm B triggered ISR */
    {
        CLEAR_FLAG(ALRBF); /* Clear the Alarm B interrupt pending bit */
        PROCESS_AlarmBEvent(); /* Process Alarm B event */
    }
}
```

Figure 2. Masked RTC interrupt



JT47477V1

ES0556 - Rev 7 page 19/31



In the interrupt service routine, apply three consecutive event flag ckecks - source one, source two, and source one again, as in the following code example:

#### 2.11.2 Calendar initialization may fail in case of consecutive INIT mode entry

#### **Description**

If the INIT bit of the RTC\_ISR register is set between one and two RTCCLK cycles after being cleared, the INITF flag is set immediately instead of waiting for synchronization delay (which should be between one and two RTCCLK cycles), and the initialization of registers may fail.

Depending on the INIT bit clearing and setting instants versus the RTCCLK edges, it can happen that, after being immediately set, the INITF flag is cleared during one RTCCLK period then set again. As writes to calendar registers are ignored when INITF is low, a write during this critical period might result in the corruption of one or more calendar registers.

#### Workaround

After existing the initialization mode, clear the BYPSHAD bit (if set) then wait for RSF to rise, before entering the initialization mode again.

Note:

It is recommended to write all registers in a single initialization session to avoid accumulating synchronization delays.

## 2.11.3 Alarm flag may be repeatedly set when the core is stopped in debug

## **Description**

When the core is stopped in debug mode, the clock is supplied to subsecond RTC alarm downcounter even when the device is configured to stop the RTC in debug.

As a consequence, when the subsecond counter is used for alarm condition (the MASKSS[3:0] bitfield of the RTC\_ALRMASSR and/or RTC\_ALRMBSSR register set to a non-zero value) and the alarm condition is met just before entering a breakpoint or printf, the ALRAF and/or ALRBF flag of the RTC\_SR register is repeatedly set by hardware during the breakpoint or printf, which makes any attempt to clear the flag(s) ineffective.

## Workaround

None.

ES0556 - Rev 7 page 20/31



## 2.12 I2C

## 2.12.1 Wrong data sampling when data setup time (t<sub>SU:DAT</sub>) is shorter than one I2C kernel clock period

#### Description

The I<sup>2</sup>C-bus specification and user manual specify a minimum data setup time (t<sub>SU-DAT</sub>) as:

- 250 ns in Standard mode
- 100 ns in Fast mode
- 50 ns in Fast mode Plus

The device does not correctly sample the  $I^2C$ -bus SDA line when  $t_{SU;DAT}$  is smaller than one I2C kernel clock ( $I^2C$ -bus peripheral clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong receipt of target address, data byte, or acknowledge bit.

#### Workaround

Increase the I2C kernel clock frequency to get I2C kernel clock period within the transmitter minimum data setup time. Alternatively, increase transmitter's minimum data setup time. If the transmitter setup time minimum value corresponds to the minimum value provided in the I<sup>2</sup>C-bus standard, the minimum I2CCLK frequencies are as follows:

- In Standard mode, if the transmitter minimum setup time is 250 ns, the I2CCLK frequency must be at least 4 MHz.
- In Fast mode, if the transmitter minimum setup time is 100 ns, the I2CCLK frequency must be at least 10 MHz.
- In Fast-mode Plus, if the transmitter minimum setup time is 50 ns, the I2CCLK frequency must be at least 20 MHz.

#### 2.12.2 Spurious bus error detection in controller mode

#### **Description**

In controller mode, a bus error can be detected spuriously, with the consequence of setting the BERR flag of the I2C\_SR register and generating bus error interrupt if such interrupt is enabled. Detection of bus error has no effect on the I<sup>2</sup>C-bus transfer in controller mode and any such transfer continues normally.

#### Workaround

If a bus error interrupt is generated in controller mode, the BERR flag must be cleared by software. No other action is required and the ongoing transfer can be handled normally.

## 2.12.3 Spurious controller transfer upon own target address match

## **Description**

When the device is configured to operate at the same time as controller and target (in a multi-controller I<sup>2</sup>C-bus application), a spurious controller transfer may occur under the following condition:

- Another controller on the bus is in process of sending the target address of the device (the bus is busy).
- The device initiates a controller transfer by bit set before the target address match event (the ADDR flag set in the I2C\_ISR register) occurs.
- After the ADDR flag is set:
  - the device does not write I2C\_CR2 before clearing the ADDR flag, or
  - the device writes I2C\_CR2 earlier than three I2C kernel clock cycles before clearing the ADDR flag

In these circumstances, even though the START bit is automatically cleared by the circuitry handling the ADDR flag, the device spuriously proceeds to the controller transfer as soon as the bus becomes free. The transfer configuration depends on the content of the I2C\_CR2 register when the controller transfer starts. Moreover, if the I2C\_CR2 is written less than three kernel clocks before the ADDR flag is cleared, the I2C peripheral may fall into an unpredictable state.

ES0556 - Rev 7 page 21/31



Upon the address match event (ADDR flag set), apply the following sequence.

Normal mode (SBC = 0):

- 1. Set the ADDRCF bit.
- 2. Before Stop condition occurs on the bus, write I2C CR2 with the START bit low.

Target byte control mode (SBC = 1):

- 1. Write I2C CR2 with the target transfer configuration and the START bit low.
- 2. Wait for longer than three I2C kernel clock cycles.
- 3. Set the ADDRCF bit.
- 4. Before Stop condition occurs on the bus, write I2C CR2 again with its current value.

The time for the software application to write the I2C\_CR2 register before the Stop condition is limited, as the clock stretching (if enabled), is aborted when clearing the ADDR flag.

Polling the BUSY flag before requesting the controller transfer is not a reliable workaround as the bus may become busy between the BUSY flag check and the write into the I2C CR2 register with the START bit set.

### 2.12.4 START bit is cleared upon setting ADDRCF, not upon address match

#### **Description**

Some reference manual revisions may state that the START bit of the I2C\_CR2 register is cleared upon target address match event.

Instead, the START bit is cleared upon setting, by software, the ADDRCF bit of the I2C\_ICR register, which does not guarantee the abort of controller transfer request when the device is being addressed as target. This product limitation and its workaround are the subject of a separate erratum.

#### Workaround

No application workaround is required for this description inaccuracy issue.

## 2.12.5 OVR flag not set in underrun condition

## **Description**

In target transmission with clock stretching disabled (NOSTRETCH = 1 in the I2C\_CR1 register), an underrun condition occurs if the current byte transmission is completed on the I<sup>2</sup>C bus, and the next data is not yet written in the TXDATA[7:0] bitfield. In this condition, the device is expected to set the OVR flag of the I2C\_ISR register and send 0xFF on the bus.

However, if the I2C\_TXDR is written within the interval between two I2C kernel clock cycles before and three APB clock cycles after the start of the next data transmission, the OVR flag is not set, although the transmitted value is 0xFF.

## Workaround

None.

#### 2.12.6 Transmission stalled after first byte transfer

#### **Description**

When the first byte to transmit is not prepared in the TXDATA register, two bytes are required successively, through TXIS status flag setting or through a DMA request. If the first of the two bytes is written in the I2C\_TXDR register in less than two I2C kernel clock cycles after the TXIS/DMA request, and the ratio between APB clock and I2C kernel clock frequencies is between 1.5 and 3, the second byte written in the I2C\_TXDR is not internally detected. This causes a state in which the I2C peripheral is stalled in controller mode or in target mode, with clock stretching enabled (NOSTRETCH = 0). This state can only be released by disabling the peripheral (PE = 0) or by resetting it.

ES0556 - Rev 7 page 22/31



Apply one of the following measures:

- Write the first data in I2C TXDR before the transmission starts.
- Set the APB clock frequency so that its ratio with respect to the I2C kernel clock frequency is lower than 1.5 or higher than 3.

## 2.13 **USART**

## 2.13.1 Anticipated end-of-transmission signaling in SPI slave mode

#### **Description**

In SPI slave mode, at low USART baud rate with respect to the USART kernel and APB clock frequencies, the *transmission complete* flag TC of the USARTx\_ISR register may unduly be set before the last bit is shifted on the transmit line.

This leads to data corruption if, based on this anticipated end-of-transmission signaling, the application disables the peripheral before the last bit is transmitted.

#### Workaround

Upon the TC flag rise, wait until the clock line remains idle for more than the half of the communication clock cycle. Then only consider the transmission as ended.

## 2.13.2 Data corruption due to noisy receive line

## **Description**

In all modes, except synchronous slave mode, the received data may be corrupted if a glitch to zero shorter than the half-bit occurs on the receive line within the second half of the stop bit.

## Workaround

Apply one of the following measures:

- · Either use a noiseless receive line, or
- add a filter to remove the glitches if the receive line is noisy.

#### 2.14 SPI

## 2.14.1 BSY bit may stay high when SPI is disabled

## **Description**

The BSY flag may remain high upon disabling the SPI while operating in:

- master transmit mode and the TXE flag is low (data register full).
- master receive-only mode (simplex receive or half-duplex bidirectional receive phase) and an SCK strobing edge has not occurred since the transition of the RXNE flag from low to high.
- slave mode and NSS signal is removed during the communication.

## Workaround

When the SPI operates in:

- master transmit mode, disable the SPI when TXE = 1 and BSY = 0.
- master receive-only mode, ignore the BSY flag.
- slave mode, do not remove the NSS signal during the communication.

ES0556 - Rev 7 page 23/31



## 2.14.2 BSY bit may stay high at the end of data transfer in slave mode

#### **Description**

BSY flag may sporadically remain high at the end of a data transfer in slave mode. This occurs upon coincidence of internal CPU clock and external SCK clock provided by master.

In such an event, if the software only relies on BSY flag to detect the end of SPI slave data transaction (for example to enter low-power mode or to change data line direction in half-duplex bidirectional mode), the detection fails

As a conclusion, the BSY flag is unreliable for detecting the end of data transactions.

#### Workaround

Depending on SPI operating mode, use the following means for detecting the end of transaction:

- When NSS hardware management is applied and NSS signal is provided by master, use NSS flag.
- In SPI receiving mode, use the corresponding RXNE event flag.
- In SPI transmit-only mode, use the BSY flag in conjunction with a timeout expiry event. Set the timeout such as to exceed the expected duration of the last data frame and start it upon TXE event that occurs with the second bit of the last data frame. The end of the transaction corresponds to either the BSY flag becoming low or the timeout expiry, whichever happens first.

Prefer one of the first two measures to the third as they are simpler and less constraining.

Alternatively, apply the following sequence to ensure reliable operation of the BSY flag in SPI transmit mode:

- 1. Write last data to data register.
- 2. Poll the TXE flag until it becomes high, which occurs with the second bit of the data frame transfer.
- 3. Disable SPI by clearing the SPE bit mandatorily before the end of the frame transfer.
- 4. Poll the BSY bit until it becomes low, which signals the end of transfer.

Note:

The alternative method can only be used with relatively fast CPU speeds versus relatively slow SPI clocks or/and long last data frames. The faster is the software execution, the shorter can be the duration of the last data frame.

## 2.14.3 Wrong CRC in full-duplex mode handled by DMA with imbalanced setting of data counters

#### Description

When SPI is handled by DMA in full-duplex master or slave mode with CRC enabled, the CRC computation may temporarily freeze for the ongoing frame, which results in corrupted CRC.

This happens when the receive counter reaches zero upon the receipt of the CRC pattern (as the receive counter was set to a value greater, by CRC length, than the transmit counter). An internal signal dedicated to receive-only mode is left unduly pending. Consequently, the signal can cause the CRC computation to freeze during a next transaction in which DMA TXE event service is accidentally delayed (for example, due to DMA servicing a request from another channel).

#### Workaround

Apply one of the following measures prior to each full-duplex SPI transaction:

- Set the DMA transmission and reception data counters to equal values. Upon the transaction completion, read the CRC pattern out from RxFIFO separately by software.
- Reset the SPI peripheral via peripheral reset register.

ES0556 - Rev 7 page 24/31



## Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST
  products. These certification bodies are therefore independently responsible for granting or revoking
  security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations,
  assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

ES0556 - Rev 7 page 25/31



# **Revision history**

Table 4. Document revision history

Date	Version	Changes
11-Feb-2021	1	Initial release.
11-Jun-2021	2	Added errata:  LSI2 accuracy varies with biasing current  TSC signal-to-noise concern under specific conditions  Modified erratum Full JTAG configuration without NJTRST pin cannot be used.
10-Mar-2022	3	Added errata:  Writing ADC_CFGR2 register while ADEN bit is set resets CKMODE[1:0] bitfield  LSI2 accuracy varies with biasing current  System reset fails to initialize SRAM2 parity if SRAM2_RST is set  SRAM2 content lost upon wakeup from Standby if SRAM2_RST is set  ADC offset may be out of specification  With HSEGMC greater than 3, the HSE accuracy may not fulfill RF requirements  TSC signal-to-noise concern under specific conditions  Added device Rev. Z status.
13-Jun-2022	4	Added section Important security notice and the errata:  RF system wake-up clock set to HSE/1024 cannot be changed  LPTIM clocked by LSI2 also requires LSI1  Modified errata:  ADC offset may be out of specification - added ET parameter in the table  Alarm flag may be repeatedly set when the core is stopped in debug - slight rewording
14-Feb-2023	5	Added errata:     Corrupted content of the backup domain due to a missed power-on reset after this domain supply voltage drop     Overconsumption in Shutdown mode under specific conditions
26-Mar-2025	6	Added errata:  System: CPU2 hard fault when changing C2HPRE clock divider in RCC_EXTCFGR register on CPU1  Potential isolation issue between CPU1 and CPU2  Debug HALT command in debug emulation generates HardFault  LPTIM: LPTIM events and PWM output are delayed by one kernel clock cycle  Modified errata:  System: Corrupted content of the backup domain due to a missed power-on reset after this domain supply voltage drop (added backup to domain)  LPTIM: Device may remain stuck in LPTIM interrupt when clearing event flag (workaround qualifier)  I2C: Spurious bus error detection in controller mode (inclusive language)  USART: Data corruption due to noisy receive line (workaround qualifier)
05-Nov-2025	7	Added System errata:  Certain bits of the PWR_PDCRC register cannot be read (added backup to domain)  LSCO on PH3/BOOT0 is interrupted if an alternate function is selected for PC3  LSCO is erroneously output on PH3/BOOT instead of EVENT_OUT

ES0556 - Rev 7 page 26/31



Date	Version	Changes
		Modified System erratum Corrupted content of the backup domain due to a missed power-on reset after this domain supply voltage drop.

ES0556 - Rev 7 page 27/31



# **Contents**

1	Sum	mary of	device errata2
2	Desc	ription	of device errata5
	2.1	Arm Co	ortex-M4 FPU core5
		2.1.1	Interrupted loads to SP can cause erroneous behavior
		2.1.2	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used . 5
		2.1.3	Store immediate overlapping exception return operation might vector to incorrect interrupt 6
	2.2	Arm Co	ortex-M0+ core
	2.3	System	
		2.3.1	Full JTAG configuration without NJTRST pin cannot be used
		2.3.2	Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled
		2.3.3	Auto-incrementing feature of the debug port cannot span more than 1 Kbyte 8
		2.3.4	FLASH_ECCR corrupted upon reset or power-down occurring during flash memory program or erase operation
		2.3.5	PH3 signal transitions disturb LSE
		2.3.6	Incorrect exit from Stop modes when the DBGMCU/DBG_STOP is enabled 8
		2.3.7	System reset fails to initialize SRAM2 parity if SRAM2_RST is set
		2.3.8	SRAM2 content lost upon wakeup from Standby if SRAM2_RST is set
		2.3.9	With HSEGMC greater than 3, the HSE accuracy may not fulfill RF requirements 9
		2.3.10	Wakeup impossible if Standby entered with pre-divided HSE used as system clock 9
		2.3.11	LSI2 accuracy varies with biasing current
		2.3.12	Corrupted content of the backup domain due to a missed power-on reset after this domain supply voltage drop
		2.3.13	Overconsumption in Shutdown mode under specific conditions
		2.3.14	CPU2 hard fault when changing C2HPRE clock divider in RCC_EXTCFGR register on CPU111
		2.3.15	Potential isolation issue between CPU1 and CPU2
		2.3.16	Debug HALT command in debug emulation generates HardFault
		2.3.17	Certain bits of the PWR_PDCRC register cannot be read
		2.3.18	LSCO on PH3/BOOT0 is interrupted if an alternate function is selected for PC3 12
		2.3.19	LSCO is erroneously output on PH3/BOOT instead of EVENT_OUT
	2.4	Radio s	system12
		2.4.1	RF system wake-up clock set to HSE/1024 cannot be changed
	2.5	DMA	
		2.5.1	DMA disable failure and error flag omission upon simultaneous transfer error and global flag clear
	2.6	DMAMU	JX13

ES0556 - Rev 7 page 28/31



	2.6.1	SOFx not asserted when writing into DMAMUX_CFR register	13
	2.6.2	OFx not asserted for trigger event coinciding with last DMAMUX request	13
	2.6.3	OFx not asserted when writing into DMAMUX_RGCFR register	13
	2.6.4	Wrong input DMA request routed upon specific DMAMUX_CxCR register write coinciding with synchronization event	14
2.7	ADC		14
	2.7.1	Overrun flag is not set if EOC reset coincides with new conversion end	14
	2.7.2	Writing ADC_CFGR1 register while ADEN bit is set resets RES[1:0] bitfield	14
	2.7.3	Out-of-threshold value is not detected in AWD1 Single mode	14
	2.7.4	Writing ADC_CFGR2 register while ADEN bit is set resets CKMODE[1:0] bitfield	15
	2.7.5	ADC offset may be out of specification	15
2.8	TSC		16
	2.8.1	TSC signal-to-noise concern under specific conditions	16
2.9	TIM		16
	2.9.1	One-pulse mode trigger not detected in master-slave reset + trigger configuration	16
	2.9.2	Consecutive compare event missed in specific conditions	16
	2.9.3	Output compare clear not working with external counter reset	17
2.10	LPTIM.		17
	2.10.1	Device may remain stuck in LPTIM interrupt when entering Stop mode	17
	2.10.2	Device may remain stuck in LPTIM interrupt when clearing event flag	17
	2.10.3	LPTIM events and PWM output are delayed by one kernel clock cycle	18
	2.10.4	LPTIM clocked by LSI2 also requires LSI1	18
2.11	RTC an	d TAMP	19
	2.11.1	RTC interrupt can be masked by another RTC interrupt	19
	2.11.2	Calendar initialization may fail in case of consecutive INIT mode entry	20
	2.11.3	Alarm flag may be repeatedly set when the core is stopped in debug	20
2.12	I2C		21
	2.12.1	Wrong data sampling when data setup time (t <sub>SU;DAT</sub> ) is shorter than one I2C kernel clock period	21
	2.12.2	Spurious bus error detection in controller mode	21
	2.12.3	Spurious controller transfer upon own target address match	21
	2.12.4	START bit is cleared upon setting ADDRCF, not upon address match	22
	2.12.5	OVR flag not set in underrun condition	22
	2.12.6	Transmission stalled after first byte transfer	22
2.13	USART		23
	2.13.1	Anticipated end-of-transmission signaling in SPI slave mode	23
	2.13.2	Data corruption due to noisy receive line	23
2.14	SPI		23

ES0556 - Rev 7 page 29/31

## STM32WB10CC





Revisi	on history		26
Import	ant securit	y notice	25
	2.14.3	Wrong CRC in full-duplex mode handled by DMA with imbalanced setting of data counters	
		BSY bit may stay high at the end of data transfer in slave mode	
	2.14.1	BSY bit may stay high when SPI is disabled	23

ES0556 - Rev 7 page 30/31



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

ES0556 - Rev 7 page 31/31