

# 2-channel high-side driver with STi<sup>2</sup>Fuse protection for automotive power distribution applications





# Product status link VNF9D1M2Q

Product summary						
Order code VNF9D1M2QTR						
Package	PQFN 7X8.5					
Packing	Tape and reel					

#### **Features**

Channel	V <sub>cc</sub>	R <sub>ON</sub> typ.	I <sub>PEAK</sub> typ.
0, 1	28 V	1.2 mΩ	145 A



- AEC-Q100 qualified
- General
  - 24-bit ST-SPI for full diagnostic and digital current sense feedback
  - Integrated 10-bit ADC for digital current sense
  - Integrated 10-bit ADC for STi<sup>2</sup>Fuse digital current sense
  - Advanced limp-home functions for robust fail-safe system
  - Very low standby current for parking mode functionality
  - Control through direct inputs and/or SPI
  - Emergency stop and limp-home pins for advanced safety features
  - Capacitive loads charging mode
  - PQFN 7x8.5 package with wettable flanks
  - Compliant with European directive 2002/95/EC
- Diagnostic functions
  - Digital proportional load current sense
  - Diagnostic of overload and short to GND, harness protection
  - V<sub>CC</sub> and output voltage digital feedback
  - Case temperature monitoring
  - Overtemperature shutdown, undervoltage, and overvoltage prewarning
- Protection
  - Full programmable wire harness protection (STi<sup>2</sup>Fuse)
  - Load peak current latch-off
  - Overtemperature shutdown (latch-off)
  - Overvoltage clamp
  - Load dump protected
  - Protection against loss of ground

## **Description**

The VNF9D1M2Q is a device made using STMicroelectronics VIPower technology. It is intended for driving resistive, inductive or capacitive loads directly connected to ground.

The device is protected against voltage transient on  $V_{CC}$  pin. Programming, control and diagnostics are implemented via the SPI bus. A digital current sense feedback and an STi²Fuse digital current sense feedback for each channel are provided through two independent integrated 10-bit ADCs per channel. Dedicated trimming bits adjust the ADC reference current. The device is equipped with 2 outputs controllable via SPI and/or with two dedicated direct inputs.



Real time diagnostic is available through the SPI bus (communication error, overtemperature, harness protection, overload protection,  $V_{CC}$  and output voltage monitoring,  $T_{C}$  monitoring). Output overcurrent detection protects the device in overload condition. Thermal shutdown is configured as latched off.

The VNF9D1M2Q embeds the ST proprietary I²t functionality, featuring an intelligent circuit breaking aimed at protecting PCB traces, connectors and wire harness from overheating, with no impact on load transients like inrush currents and capacitance charging. This function is set by two parameters, called I<sub>NOM</sub> and t<sub>NOM</sub>: there are 3 dedicated bits, per each parameter, to set respectively I<sub>NOM</sub> (nominal current) and t<sub>NOM</sub> (nominal timing). The I²t curve parameters can be individually set per each channel. The default values of these two parameters can be programmed twice using dedicated OTPs. The selection of default I²t configuration from OTPs for all channels is defined by the I2TCFGINIT in the ITCNTSR register. Further information about the OTP programming mode is provided in the dedicated user manual UM3275 (OTP programming for STi²Fuse devices).

The device enters a limp-home mode in case of reset of digital memory, watchdog monitoring time-out event or when LH (limp-home) pin is set to high. In limp-home mode each output is controlled by dedicated direct inputs. Emergency pins allow a rapid switch-off of the output channels in case of critical events in normal operation mode bypassing SPI control.

During standby mode, the device is able to support the parking mode functionality. In case the OUTPUT pin is pulled up to battery by an external secondary switch (for instance, the L99SP08 which is delivering the requested current to the load), the device offers a very low current consumption.

For further information refer to the application note AN6025 - Interaction of L99SP08 with single (VNF9SxQ) and dual (VNF9DxQ) hybrid eFuses.

DS14483 - Rev 3 page 2/74



# Block diagram and pin description

V<sub>CC</sub> Clamp protection VREG VDD VREG supply EM1 LATCH\_DIAGO Undervoltage LATCH\_DIAG1 Current Sense efuse Shadow ADC\_Ch0 SDI SDO SCK registers Current Sense efuse ADC Ch1 DIO ADC\_eFuse\_1 DI1 T-frame monitoring registers V<sub>cc</sub> monitoring ADC ADC V<sub>OUTO</sub> monitoring V<sub>OUT1</sub> monitoring

Figure 1. Block diagram

GADG210120221051GT

TAB =  $V_{CC}$ **SS**7 NC 4 (3) EM0 NC *ZZ*) 8 CTAB(\*) 3 (7.7.2) EM1 LATCH\_DIAG1 VREG 2 公 LATCH\_DIAG0 © 10 11 12 13 14 15 16 17 (CC) 8 8 8 8 8 8 8 GND DI11
LH
CSN
SCK
SCK
SDI
SDO
VDD

Figure 2. Connection diagram (top-through view)

(\*) To be soldered but kept electrically isolated at PCB level.

DS14483 - Rev 3 page 3/74



Table 1. Pin functionality description

Pin#	Name	Function
TAB	V <sub>CC</sub>	Battery connection: this is the backside TAB and is the direct connection to the drain of the Power MOSFET switches.
1	GND	Ground connection: This pin serves as the ground connection for the logic part of the device.
2	VREG	DC output of internal pre-regulator generated from $V_{CC}$ to supply control circuit. To be connected to a filtering capacitor.
3	EM1	Emergency stop pins; turn off rapidly channel1 during normal operating mode.
4	EM0	Emergency stop pins; turn off rapidly channel0 during normal operating mode.
5	OUT0	Power OUTPUT0 is the direct connection to the source of the Power MOSFET switch $N^0$ 0.
6	OUT1	Power OUTPUT1 is the direct connection to the source of the Power MOSFET switch No 1.
7	NC	Not connected pin.
8	NC	Not connected pin.
9	LATCH_DIAG1	Open drain diagnostic pin; active in case of latched fault on channel1. Moreover, it is active for a limited time interval soon after wake up from standby mode.
10	LATCH_DIAG0	Open drain diagnostic pin; active in case of latched fault on channel0. Moreover, it is active for a limited time interval soon after wake up from standby mode.
11	DI0	Direct Input: direct control for OUT0 in limp-home mode. Configurable as OR combination with the relevant SPI OUT0 control bit in normal mode.
12	DI1	Direct Input: direct control for OUT1 in limp-home mode. Configurable as OR combination with the relevant SPI OUT1 control bit in normal mode.
13	LH	Limp-home pin. If set high, the device goes from normal mode to fail-safe mode.
14	CSN	Chip select not (active low): It is the selection pin of the device. It is a CMOS compatible input.
15	SCK	Serial clock: It is a CMOS compatible input.
16	SDI	Serial data input: Transfers data to be written serially into the device on SCK rising edge.
17	SDO	Serial data output: Transfers data serially out of the device on SCK falling edge.
18	VDD	DC supply input for the SPI interface (3.3 V and 5 V compatible).

DS14483 - Rev 3 page 4/74



# 2 Functional description

## 2.1 Device interfaces

- SPI: bi-directional interface, accessing RAM/ROM registers (CSN, SCK, SDI, SDO)
- Dlx: input pins for outputs control while the device is in fail-safe mode or normal mode
- V<sub>DD</sub>: 5 V supply or 3.3 V supply. V<sub>DD</sub> to be connected to microcontroller I/Os supply.
- EMx: emergency stop pins in normal mode operation.
- LATCH\_DIAGx: open drain output pins for advanced safety diagnostic.

# 2.2 Operating modes

The device can operate in four different modes:

- Standby mode
- Fail-safe mode
- Normal mode
- Pre-standby mode

DS14483 - Rev 3 page 5/74





Table 2. Operating modes

Operating mode	Entering conditions	Leaving conditions	Characteristics
Startup transition (this is not an operating mode)		• V <sub>CC</sub> > V <sub>USD:</sub> power on reset	Outputs: OFF SPI: inactive Registers: reset values Diagnostics: not available
Fail-safe (Limp-home mode)	From standby mode if (DI0 or DI1) high or (CSN low and V <sub>DD</sub> high), and V <sub>REG</sub> > V <sub>POR</sub> From pre-standby mode if DI0 high or DI1 high or (CSN low and V <sub>DD</sub> high) From normal mode if SW reset or EN = 0 or watchdog timeout or LH high	If V <sub>REG</sub> < V <sub>POR</sub> ; the device enters standby mode  If DI0 low and DI1 low and (CSN high or VDD low) for t > t_prestdby, the device enters pre-standby mode  If the following SPI sequence is sent:  UNLOCK = 1  EN = 1 and GOSTBY = 0 the device enters normal mode	Outputs: according to DIx  SPI: active  Registers: read/write possible, cleared if entered after SW reset  Diagnostics: available  The RESET is set to 1 if the last state is standby mode or in case the last command is an SW reset; it is reset to 0 at the first SPI access  Protections: available  LATCH_DIAGx pins pulled low for twkup_fdeck
Normal	• Fail-safe: SPI sequence 1. UNLOCK = 1 2. GOSTBY = 0 and EN = 1	VREG < VPOR: standby mode  SPI sequence  UNLOCK = 1 and EN = 1  GOSTBY = 1 and EN = 0: pre-standby mode  EN = 0: fail-safe mode  Watchdog time out: fail-safe mode  SW reset: fail-safe mode  LH pin is set to high for more than t <sub>LH</sub> : fail-safe mode	Outputs: according to SPI register settings and/or DIx and EMx pins SPI: active Registers: read/write possible Diagnostics: available Regular toggling of WDTB is necessary within timeout period twdtb
Standby	Transition phase: V <sub>CC</sub> > 0  Fail-safe: V <sub>REG</sub> < V <sub>POR</sub> Normal mode: V <sub>REG</sub> < V <sub>POR</sub> Pre-standby:  V <sub>REG</sub> < V <sub>POR</sub> DIO low and DI1 low and (CSN high or VDD low), and all I²t counters = 0 and t > t_stdby	• DI0 = 1 or DI1 = 1 • CSN low and V <sub>DD</sub> high • VREG > VPOR	Outputs: OFF SPI: inactive Registers: cleared Diagnostics: not available Low supply current from V <sub>DD</sub> and V <sub>CC</sub>
Pre-standby	Fail-safe mode: DI0 low and DI1 low and (CSN high or VDD low) for t > t_prestdby     Normal mode: SPI sequence     UNLOCK = 1 and EN = 1     GOSTBY = 1 and EN = 0	I²t counters and t_stdby timer are elapsed DI0 = 0 and DI1 = 0 and (CSN high or V <sub>DD</sub> low)	Outputs: OFF  I²t counters decreasing SPI: active Registers: R/W possible Diagnostics: available Protections: active

DS14483 - Rev 3 page 6/74






Figure 3. Device state diagram

(1) SPI communication only if VDD is present.

## 2.2.1 Startup transition phase

This is not an operation mode but a transition step to standby operating mode at startup. In this phase,  $V_{CC}$  is applied.

## 2.2.2 Standby mode

The device is in low consumption state.

The outputs are in OFF state.

The diagnostics is not available.

The SPI communication is not active.

The registers are cleared.

The device enters standby mode under the following conditions:

- From transition phase if V<sub>CC</sub> is applied
- From fail-safe mode if V<sub>REG</sub> < V<sub>POR</sub>

DS14483 - Rev 3 page 7/74



- From normal mode if V<sub>REG</sub> < V<sub>POR</sub>
- · From pre-standby mode if:
  - V<sub>REG</sub> < V<sub>POR</sub>
  - DI0 low and DI1 low (CSN high or V<sub>DD</sub> low), and all I²t counters = 0 and t\_stdby\_en is elapsed

The device exits standby mode under the following conditions:

- If DI0 or DI1 are set to high
- If CSN is low and VDD is applied

#### 2.2.3 Fail-safe mode

The outputs are controlled by the direct inputs DIx.

The registers are in the read/write mode and are cleared to their reset value if fail-safe is entered through a software reset.

The RESET is 1 if the last state was standby mode or the last command was a SW reset and it is reset to 0 after the first SPI access (for more information refer to Section 4.3.1: Global status byte description).

The SPI interface is active and the diagnostics is available.

The protections are fully functional.

The device enters fail-safe mode under the following conditions:

- From standby mode if (DI0 OR DI1) high OR (CSN low AND VDD high) AND  $V_{REG} > V_{POR}$
- From pre-standby mode if (DI0 OR DI1) high OR (CSN low AND VDD high)
- From normal mode if SW reset or EN = 0 or watchdog timeout or LH high for t > t<sub>LH</sub>

The device exits fail-safe mode under the following conditions:

- If V<sub>REG</sub> < V<sub>POR</sub>, the device enters standby mode
- If (DI0 AND DI1) low AND (CSN high OR VDD low) for t > t\_prestdby, the device enters pre-standby mode
- If the SPI sends the following sequence:
  - UNLOCK = 1
  - EN = 1 and GOSTBY = 0

the device enters normal mode.

#### Transition to fail-safe mode from normal mode, using the SPI register

Only one frame is needed: write "CTRL" 0x0000.

Table 3. Frame 1 (write CTRL 0x0000)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMD	OC1	OC0			Ado	dress		
CIVID	0	0	0	0	0	0	1	0
DATA1	GOSTBY	UNLOCK	CTDTH1	CTDTH0	EN	Not used	Not used	Not used
DAIAI	0	0	0	0	0	0	0	0
DATA2	Not used	Not used	Not used	Not used	LOCKEN1	LOCKEN0	Not used	Parity
	0	0	0	0	0	0	0	0

### Transition to fail-safe mode from normal mode by SW-Reset

SPI reset occurs by using the "Read device information" command (applicable only on ROM area) at the reserved ROM address 0x3F. This is equivalent of sending a 0xFF command.

Only one frame is needed: read "ROM" 0x3F.

DS14483 - Rev 3 page 8/74

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CMD	OC1	OC0		Address						
	1	1	1	1	1	1	1	1		
DATA4	<b>x</b> <sup>(1)</sup>	х	х	х	х	х	х	х		
DATA1	0	0	0	0	0	0	0	0		
DATA2	х	х	х	х	х	х	х	х		
	0	0	0	0	0	0	0	0		

Table 4. Frame 1: read (ROM) 0x3F 0x--

The entry to the fail-safe mode can occur due to the CSN timeout.

In this specific case, the following procedure must be executed to leave the fail-safe mode:

- Removing the cause of the CSN stuck
- Toggling the CSN pin for a min t<sub>SHCH</sub> (time to release the SDO line), see parameter in Table 38. Dynamic characteristics
- Sending the SPI frames

If the above procedure is not respected, the first SPI frame will be rejected and the state transition will be failed.

### 2.2.4 Normal mode

In this mode, all device functions are available. The transition to this mode is only possible from a previous failsafe mode.

Outputs can be driven by SPI commands, EMx emergency pins and direct inputs DIx (according to DIENCRx bits).

To maintain the device in normal mode, the watchdog toggle bit in register SOCR has to be toggled within the watchdog timeout period  $t_{WBTB}$  (see Table 38. Dynamic characteristics).

Diagnostic is available through the SPI bus (digital).

The protections are fully functional. The outputs are set to latch-off mode, except for capacitive charge mode that is always set to auto-restart mode for a time t\_ccm\_cycle. Latched-off fault diagnostics is delivered to LATCH\_DIAGx pin (open drain). Once channels are latched-off, the relevant status register has to be cleared to switch them on again.

The device enters in normal mode under one condition:

- If it is in fail-safe mode and the SPI sends the goto normal mode sequence:
  - In a first communication set bit UNLOCK = 1 Write "CTRL" 0x4001;
  - In the consecutive communication set bit GOSTBY = 0 and bit EN = 1 Write "CTRL" 0x0801;

#### Transition from fail-safe mode to normal mode is performed by two special SPI sequences

- Frame 1: Write "CTRL" 0x4001
- Frame 2: Write "CTRL" 0x0801

Table 5. Frame 1 (Write CTRL 0x4001)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMD	OC1	OC0	Address					
CMD	0	0	0	0	0	0	1	0
DATA1	GOSTBY	UNLOCK	CTDTH1	CTDTH0	EN	Not used	Not used	Not used
DAIAI	0	1	0	0	0	0	0	0
DATAS	Not used	LOCKEN0	Not used	Parity				
DATA2	0	0	0	0	0	0	0	1

DS14483 - Rev 3 page 9/74

<sup>1.</sup> X: do not care. At least one of these bits must be zero, as 0xFFFF frame is not allowed.



	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMD	OC1	OC0			Ado	dress		
CIVID	0	0	0	0	0	0	1	0
DATA1	GOSTBY	UNLOCK	CTDTH1	CTDTH0	EN	Not used	Not used	Not used
DAIAI	0	0	0	0	1	0	0	0
DATA2	Not used	LOCKEN0	Not used	Parity				
	0	0	0	0	0	0	0	1

Table 6. Frame 2 (Write CTRL 0x0801)

The device exits normal mode under the following conditions:

- If V<sub>REG</sub> falls below V<sub>POR</sub>, the device enters standby mode.
- If the SPI sends the goto pre-standby sequence, the device enters pre-standby mode:
  - In a first communication set bit UNLOCK = 1 and bit EN = 1
  - In the consecutive communication set bit GOSTBY = 1 and bit EN = 0

This mechanism avoids entering pre-standby mode unintentionally.

- If the SPI clears the EN bit (EN = 0), the device enters fail-safe mode.
- Watchdog timeout: if WDTB is not toggled within the monitoring timeout period t<sub>WDTB</sub>, the device enters fail-safe mode.
- If the SPI sends a SW reset command (command byte = 0xFFh), all registers are cleared and the device enters fail-safe mode.
- If LH (limp-home) pin is set to high for t > t<sub>LH</sub> the device enters fail-safe mode.

## 2.2.5 Pre-standby mode

Usually, pre-standby mode is an intermediate state towards standby mode.

The outputs are in off state.

The diagnostics is available.

The protections are active.

The SPI communication is active.

The registers are available for R/W.

Once counters elapse (I²t counters and t\_stdby\_en), the device switches from pre-standby mode to standby mode if:

• (DI0 AND DI1) low AND (CSN high OR VDD low) AND  $V_{REG} < V_{POR}$ 

The device enters pre-standby mode under the following conditions:

- From fail-safe mode if DI0 low AND DI1 low AND (CSN high OR VDD low) for t > t prestdby
- From normal mode if the SPI sends the goto pre-standby mode sequence:
  - In a first communication set UNLOCK = 1 and EN = 1
  - In the consecutive communication set GOSTBY = 1 and EN = 0

This mechanism avoids entering pre-standby mode unintentionally.

The device exits pre-standby mode and switches back to fail-safe mode, if I²t counters are not zero and t\_stdby\_en is not elapsed, under the following condition:

• (DI0 OR DI1) high OR (CSN low AND VDD high)

The device leaves pre-standby to standby mode, if I2t counters and t stdby en are elapsed and:

(DI0 AND DI1) low AND (CSN high OR VDD low)

Transition from normal mode to pre-standby mode using SPI: two frames needed.

- Frame 1: write "CTRL"0x4800
- Frame 2: write "CTRL"0x8001

DS14483 - Rev 3 page 10/74



			-	<del>-</del>			_	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
n	OC1	OC0			Ado	dress		

Table 7. Frame 1 (write CTRL 0x4800)-Normal mode to pre-standby mode

Bit 0 CMD 0 0 0 0 0 0 0 **GOSTBY UNLOCK** CTDTH1 CTDTH0 ΕN Not used Not used Not used DATA1 0 0 1 Λ 0 1 Λ Λ LOCKEN0 Not used Not used Not used Not used Not used Not used Parity DATA2 0 0 0 0 0

Table 8. Frame 2 (write CTRL 0x8001)-Normal mode to pre-standby mode

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMD	OC1	OC0			Add	dress		
CIVID	0	0	0	0	0	0	1	0
DATA1	GOSTBY	UNLOCK	CTDTH1	CTDTH0	EN	Not used	Not used	Not used
DAIAI	1	0	0	0	0	0	0	0
DATAS	Not used	LOCKEN0	Not used	Parity				
DATA2	0	0	0	0	0	0	0	1

#### 2.3 Capacitive charging mode

It is not a device state but a channel state.

When the channel is set to this mode, a specific procedure, allowing auto-restart after I<sub>PFAK</sub> detection, allows to charge a capacitive load within the maximum required time (t ccm cycle), see Figure 4. Channel state diagram. The device enters this specific channel mode under the following conditions:

- In normal mode, if a specific SPI frame is sent: set CAPCRx bit localized in SOCR register (position 4 and 5) to high value, the bit is automatically reset and acts as a trigger
- In fail-safe mode, after POR, if OTP bit CAPFSSRx is set
- In fail-safe mode if a specific toggling sequence to DIx pins is applied: at least 5 rising edges on DIx pins within t < t\_di\_mon

The device exits this specific channel mode under the following conditions:

- In normal mode, if a specific SPI frame is sent: set EXIT CAPCRx bit in SOCR register (position 2 and 3)
- In normal mode, if t ccm cycle is elapsed
- In fail-safe mode, if t ccm cycle is elapsed


The capacitive charging mode charges capacitors with a burst of low frequency IPEAK pulses, provided that the total impedance is low enough to reach IPEAK when charging the capacitor. If IPEAK is not reached, the capacitor is charged with a single continuous charging pulse. In this specific channel operating mode, the device can distinguish a capacitor load from a short circuit.

DS14483 - Rev 3 page 11/74



When a channel is set in capacitive charging mode and the output stage is turned on, an autorestart procedure is started first in a low frequency mode. If the ESR of the connected capacitor and the total output line impedance is low enough to let the channel reach its  $I_{PEAK}$  value, the channel will turn off after  $t_{filter}$  jeeak filter time elapsed and remain off for a  $t_{LF}$  period. At the end of the  $t_{FL}$  period the device samples the output voltage of the channel in capacitive charging mode. As long as the output voltage remains below VOUT\_THR and the number of low frequency charging cycles remains below the MAX\_COUNTER\_LF threshold, the device remains in low frequency mode and will turn on its output again. The channel exits from the low frequency charging mode, as soon as VOUT\_THR threshold is exceeded or MAX\_COUNTER\_LF is reached. In the latter case, the channel will latch off for short circuit detection and the status flag IPEAKLSRx in OUTSRx register – Channel Feedback Status bit and in the Global Status Byte will be set. Otherwise, the channel enters a high frequency charging mode (with a period equal to  $t_{HF}$ ) and continues to charge the capacitor with a burst of  $t_{PEAK}$  pulses, provided that the line impedance is still low enough to let the channel reach  $t_{PEAK}$ . After each  $t_{PEAK}$  pulse, the channel will turn off after  $t_{TEAK}$  filter time elapsed and remains off for a  $t_{TEAK}$  period. The process will be continued till the threshold MAX\_COUNTER\_LF is reached,  $t_{TEAK}$  elapsed or CCM is aborted through SPI command.

Figure 4. Channel state diagram



DS14483 - Rev 3 page 12/74



## 3 Protections

## 3.1 Thermal case temperature monitoring and pre-warning

Case-temperature is constantly monitored via a 10-bit ADC converter and data is available through T<sub>CASE</sub> register (0x27h).

Case-temperature diagnostic is available through the global status byte. Temperature threshold is programmable via the control register (4 levels). T<sub>CASE</sub> is cleared automatically when the case-temperature drops below the case-temperature threshold.

## 3.2 Junction overtemperature (OT)

If the junction temperature of one channel rises above the shutdown temperature  $T_{TSD}$ , an overtemperature event (OT) is detected.

In normal mode, the channel is switched OFF and the corresponding bit in the OUTSRx register-channel feedback status register (OTSRx) is set. Consequently, the thermal shutdown bit (bit 4) in the global status byte and the global error flag are set. LATCH\_DIAGx open drain pin is set low if OTMASK = 0.

The output remains switched OFF until the junction temperature falls below  $T_R$  and the MCU resets the latch-off event by clearing the OTSRx bit in the channel status register. The bit 4 in the global status byte register is cleared and the LATCH DIAGx pin is released.

In fail-safe mode, the channel is switched OFF and the corresponding bit in the OUTSRx register-channel feedback status bit (OTSRx) is set. Consequently, the thermal shutdown bit (bit 4) in the global status byte and the global error flag are set. LATCH\_DIAGx open drain pin is set low.

The output remains switched OFF until the junction temperature falls below T<sub>R</sub> and the latch is reset either by toggling the corresponding DIx pin or by clearing OTSRx bit by the MCU. The action clears the OTSRx bit in the channel status register and the corresponding bit 4 in the global status byte. LATCH DIAGx pin is released.

# 3.3 Overcurrent protection (I<sub>PEAK</sub>)

In case of short circuit, the channel is protected by switching OFF if the current rises above the overcurrent threshold ( $I_{PEAK}$ ) for a time longer than t\_filter\_ipeak. In addition, another filter (analog) is applied only after turn on (8  $\mu$ s typ.).

I<sub>PEAK</sub> protection is configured to operate in latched OFF mode.

In normal mode, once a fault is detected, the corresponding channel is turned OFF, both fault bits (IPEAKLSRx and ITLOFFSRx) in the channel status register (OUTSRx) are set, bits 2 and 3 in the global status byte are set, and diagnostic is delivered (if IPEAKMASK = 0 and I2TMASK = 0) to the LATCH\_DIAGx pin for safety purposes. Fault can be reset by clearing the fault bits, IPEAKLSRx and ITLOFFSRx; bits 2 and 3 in the global status byte are cleared and the LATCH\_DIAGx pin is released.

In fail-safe mode, once a fault is detected, the corresponding channel is turned OFF, both fault bits (IPEAKLSRx and ITLOFFSRx) in the channel status register (OUTSRx) are set, bits 2 and 3 in the global status byte are set high, and diagnostic is delivered to LATCH\_DIAGx pin for safety purposes. Fault can be reset either by toggling the corresponding DIx pin or by clearing fault bits (IPEAKLSRx). Fault bit (IPEAKLSRx and ITLOFFSRx) are cleared, bits 2 and 3 in the global status byte are cleared and LATCH\_DIAGx pin is released.

# 3.4 Electronic harness protection (STi<sup>2</sup>Fuse)

The electronic wire harness protection, I²t protection, is active in all operating modes, except in standby mode when the device is in lowest quiescent current consumption mode and all analog and digital functions are in idle mode and output stages are off. In all conditions, the wire harness protection works fully autonomous and in particular does not require any MCU control or supervision. A specific digital I²t current sense register ADCI2tSRx allows to readback the value of the current monitored by the I²t protection block at any time during on-state of the channel. In the ITCNTSR register, the current value of the integrated I²t budget is reported (ITCNTx bits) and allows the application to monitor how much of the available I²t budget is actually consumed.

DS14483 - Rev 3 page 13/74



The I²t protection is based on a continuous RMS output current calculation with a dedicated current sense block for each channel and linearity guaranteed up to  $I_{PEAK}$  value. Current sense for I²t calculation is sampled for each channel every  $t_{I}^2$  SAMPLE. The shape of the actual I²t protection curve is a staircase curve, which is determined by two configurable parameters,  $I_{NOM}$  and  $t_{NOM}$ . Both parameters are accessible through SPI, read and writeable. Default values of  $I_{NOM}$  and  $t_{NOM}$  are stored in a user-accessible area of the OTP (one time programmable memory) with a dual programming option. The user can select any combination of the  $I_{NOM}$  and  $t_{NOM}$  values reported in the below table.

Table 9. Typical values of configurable I<sub>NOM</sub>

I <sub>NOM</sub> [A]	INOM2	INOM1	INOM0
10 (default)	0	0	0
11	0	0	1
15	0	1	0
17.5	0	1	1
20	1	0	0
26	1	0	1
28.5	1	1	0
33.5	1	1	1

Table 10. Typical values of configurable t<sub>NOM</sub>

t <sub>NOM</sub> [s]	TNOM2	TNOM1	TNOM0
300 (default)	0	0	0
257	0	0	1
214	0	1	0
172	0	1	1
129	1	0	0
86	1	0	1
44	1	1	0
1	1	1	1

The value of  $I_{NOM}$  represents the level of steady state current, which can be accepted for infinite time in the system consisting of IC, routing, connectors, wiring, and load. The value of  $t_{NOM}$  specifies the speed how fast the staircase curve reaches  $I_{NOM}$  value. The following Figure 5 depicts the I²t staircase protection curve with a configuration of  $I_{NOM}$  = 15 A and  $t_{NOM}$  = 214 s and for comparison the I-t isothermic curve of a wire with 1 mm² cross-section at  $T_A$  = 85 °C heating up to 150 °C. As it can be seen, the I²t staircase protection curve is always left and below the wire isothermic curve, which means the I²t protection algorithm protects the wire from carrying an RMS current, which would lead to a higher temperature increase than the one of the isothermic curve.

DS14483 - Rev 3 page 14/74



Figure 5. I<sup>2</sup>t staircase protection curve

with  $I_{NOM}$  = 15 A and  $t_{NOM}$  = 214 s vs a 1 mm<sup>2</sup> wire isothermic curve

The I²t protection curve can be moved in y-direction by changing the  $I_{NOM}$  value and in x-direction changing the  $t_{NOM}$  value. The following Figure  $6^{(1)}$  and Figure  $7^{(1)}$  represent the total range of I²t the device can cover, ranging from  $I_{NOM\_min} = 10$  A with  $t_{NOM\_min} = 1$  s up to  $I_{NOM\_max} = 33.5$  A with  $t_{NOM\_max} = 300$  s.

Figure 6. Lowest I<sub>NOM</sub> and t<sub>NOM</sub> configuration setting

\*\*Property of the state o

Figure 7. Highest I<sub>NOM</sub> and t<sub>NOM</sub> configuration setting

OADCQ26012022133GT

GADCQ26012022133GT

GADCQ26

1. To be intended as example of the protection behavior.

The I²t protection curve consists of 13 steps, each of them corresponding to a specific current threshold. Whenever the load current exceeds a threshold, a counter is counting up. If for instance, looking at the example of Figure 5 the current would exceed the value of  $I_{NOM} = 15$  A, but stay below the current threshold of the next step, which is set at  $1.03*I_{NOM}$  about, the counter would reach its threshold value after  $t_{NOM} = 214$  s, the harness protection is triggered and the output channel is automatically latched off. In normal mode, the ITLOFFSRx bit is set high and bit 3 in the global status byte is set. Diagnostic is also available through LATCH\_DIAGx pin (I2TMASK = 0 via SPI programming). The fault can be unlatched by resetting the fault status bit, ITLOFFSRx, in the channel status register (OUTSRx). Bit 3 in the global status byte is cleared and LATCH\_DIAGx pin is released after the time TF\_UNLATCH.

In fail-safe mode, once the harness protection is triggered the bit 3 in the global status byte is set. Diagnostic is available through LATCH\_DIAGx pin (pulled down). The fault can be unlatched by toggling the corresponding DIx pin, and LATCH\_DIAGx pin is released after the time TF\_UNLATCH\_DIX\_TOGGLE. The ITLOFFSRx bit and bit 3 in the global status byte will remain set and can be clear only via SPI.

DS14483 - Rev 3 page 15/74



The speed of the counter is increased every time the load current reaches the next staircase current threshold of the I²t curve. Every time the load current drops below the  $I_{NOM}$  threshold the counter is decreasing. The speed of the down-counting depends on how far the load current is below the  $I_{NOM}$ . This algorithm perfectly emulates a continuous RMS–root mean square–current integration, which in fact is the proper indicator to measure the losses in the wire by the Joule effect, causing the temperature rise in the wire. The last  $(13^{th})$  step of the I²t protection staircase curve is equal to  $10^*I_{NOM}$ . Whenever the load current exceeds the  $13^{th}$  threshold, the output channel is latched off immediately within  $t_{doff} + t_f$ , protecting the integrity of the boardnet power supply.

In case the application requires a high I<sub>NOM</sub>, but at the same time a fast protection against high-transient currents is required, the highest value of the I²t staircase protection curve can be selected between 10\*I<sub>NOM</sub> and 6\*I<sub>NOM</sub>. The default value can be configured in the OTP memory map through the INOMx\_6X\_10X bit. In normal mode, the configuration can be changed through SPI by writing to INOMx\_6X\_10X bit in the I²t configuration control register.

The Figure 8 shows the shape of the I²t staircase protection curve with configuration values as in the Figure 5, but with the highest threshold reduced to 6\*I<sub>NOM</sub>.




Figure 8. I2t staircase protection curve

with I<sub>NOM</sub> = 15 A and t<sub>NOM</sub> = 214 s vs a 1 mm<sup>2</sup> wire isothermic curve with maximum threshold reduced to 6\*I<sub>NOM</sub>

In case of short battery glitches an external capacitor (100 nF) connected to VREG pin supplying digital part prevents logic reset and fuse counter reset. I<sup>2</sup>t protection continues to protect efficiently the harness in these conditions.

DS14483 - Rev 3 page 16/74



# 4 SPI functional description

## 4.1 SPI communication

The SPI communication is based on a standard ST-SPI 24-bit interface, using CSN, SDI, SDO and SCK signal lines

Input data are shifted into SDI, MSB first while output data are shifted out on SDO, MSB first.

## 4.1.1 Signal description

During all operations,  $V_{DD}$  must be held stable and within the specified valid range:  $V_{DD}$  min. to  $V_{DD}$  max.

Table 11. SPI signal description

Name	Function							
Serial clock SCK	This input signal provides the timing of the serial interface. Data present at serial data input (SDI) are latched on the rising edge of serial clock (SCK). Data on serial data output (SDO) change after the falling edge of serial clock (SCK).							
Serial data input SDI	This input signal is used to transfer data serially into the device. It receives data to be written. Values are sampled on the rising edge of serial clock (SCK).							
Serial data output SDO	his output signal is used to transfer data serially out of the device. Data are shifted out on the falling edge of erial clock (SCK).							
	When this input signal is high, the device is deselected and serial data output (SDO) is high impedance. Driving this input low enables the communication. The communication must start on a low level of serial clock (SCK). Data are accepted only if exactly 24 bits have been shifted in.							
	Note: as per the ST_SPI standard, in case of failing communication:							
	CSN stuck at high:							
Chip select CSN	<ul> <li>If the device is in normal mode, a WDTB timeout will force the device into fail-safe mode. The serial data output (SDO) will stay in high impedance (High Z).         Any valid communication arrived after this event will be accepted by the device.     </li> <li>CSN stuck at low:</li> </ul>							
	<ul> <li>in this case and whatever the mode of the device, a CSN timeout protection will be activated and force the device to release the SPI bus. Then the serial data output (SDO) will go into high impedance (High Z)</li> </ul>							
	A reset of the CSN timeout (see T <sub>SHCH</sub> in the Table 3) is activated with a transition low to high on CSN pin (or with a Power-on Reset or Software reset). With this reset, the serial data output (SDO) will be released and any valid communication will be accepted by the device. Without this reset, next communication will not be taken into account by the device.							

## 4.1.2 Connecting to the SPI bus

A schematic view of the architecture between the bus and devices can be seen in Figure 10.

All input data bytes are shifted into the device, MSB first. The serial data input (SDI) is sampled on the first rising edge of the serial clock (SCK) after chip select (CSN) goes low. All output data bytes are shifted out of the device on the falling edge of SCK, MSB first on the first falling edge of the chip select (CSN).


DS14483 - Rev 3 page 17/74




## 4.1.3 SPI mode

Supported SPI mode during a communication phase can be seen in the following figure:

Figure 9. Supported SPI mode






This device can be driven by a micro controller with its SPI peripheral running in the following mode:

CPOL = 0, CPHA = 0

Figure 10. Bus master and two devices in a normal configuration



DS14483 - Rev 3 page 18/74



## 4.2 SPI protocol

## 4.2.1 SDI, SDO format

SDI format during each communication frame starts with a command byte. It begins with two bits of operating code (OC0, OC1) which specify the type of operation (read, write, read and clear status, read device information) and it is followed by a 6-bit address (A0:A5). The command byte is followed by two input data bytes (D15:D8) and (D7:D0).

Table 12. Command byte

MSB	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
OC1	OC0	A5	A4	A3	A2	A1	A0

Table 13. Input data byte 1

MSB	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
D15	D14	D13	D12	D11	D10	D9	D8

Table 14. Input data byte 2

MSB	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
D7	D6	D5	D4	D3	D2	D1	D0 <sup>(1)</sup>

#### 1. D0 is the parity bit.

SDO format during each communication frame starts with a specific byte called global status byte (see Table 15 for more details of bit0-bit7). This byte is followed by two output data bytes (D15:D8) and (D7:D0).

Table 15. Global status byte

MSB	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0

## Table 16. Output data byte 1

MSB	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
D15	D14	D13	D12	D11	D10	D9	D8

## Table 17. Output data byte 2

MSB	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
D7	D6	D5	D4	D3	D2	D1	D0

DS14483 - Rev 3 page 19/74



## 4.2.2 Operating code definition

The SPI interface features four different addressing modes which are listed in Table 18. Operating codes.

Table 18. Operating codes


OC1	OC0	Meaning			
0	0	Write operation			
0	1	Read operation			
1	0	Read and clear status operation			
1	1	Read device information			

#### Write mode

The write mode of the device allows to write the content of the input data byte into the addressed register (see list of registers in Table 23. RAM memory map). Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

During the same sequence the outgoing data are shifted out MSB first on the falling edge of the CSN pin and the subsequent bits on the falling edge of the serial clock (SCK). The first byte corresponds to the global status byte and the second to the previous content of the addressed register.

Figure 11. SPI write operation



GADG311020171214MT

#### Read mode

The read mode of the device allows to read and to check the state of any register.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

The command byte allows to determine which register content is read, whilst the other two data bytes are "don't care".


In case of a read mode on an unused address, the global status/error byte on the SDO pin is followed by 0x0000 word.

In order to avoid inconsistency between the global status byte and the Status register, the Status register contents are frozen during the SPI communication.

DS14483 - Rev 3 page 20/74



Figure 12. SPI read operation



GADG311020171215MT

#### Read and clear status command


The read and clear status operation is used to clear the content of the addressed status register (see Table 23. RAM memory map). A read and clear status operation with address 0x3Fh clears all Status registers simultaneously.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which register content is read and the payload bits set to 1 into the data byte determine the bits into the register which have to be cleared.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the global status byte and the second to the content of the addressed register.

In order to avoid inconsistency between the global status byte and the Status register, the Status register contents are frozen during SPI communication.

Figure 13. SPI read and clear operation



GADG1010171505PS

#### Read device information

Specific information can be read but not modified during this mode. Accessible data can be seen in Section 4.3.3: ROM.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which information is read whilst the other two data bytes are "don't care".


Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the global status byte and the second to the content of the addressed register and the third byte is 0x00.

Note:

ROM is based on the 8-bit registers, then even if 16 bits are returned, only the second byte contains the addressed ROM register.

DS14483 - Rev 3 page 21/74

Figure 14. SPI read device information



GADG1010171521PS

## 4.2.3 Special commands

## 0xFF - SW-Reset: set all control registers to default

An OpCode '11' (read device information) addressed at '111111' forces a software reset of the device, second and third bytes are "don't care" provided that at least one bit is zero.

Note:

An OpCode '11' at address '111111' with data field equal to '11111111111111' on the SPI frame is recognized as a frame error and the SPIE bit of GSB is set.

Table 19. 0xFF: SW\_Reset

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	Command									
OC1 OC0 Address										
1	1	1	1	1	1	1	1			
DATA1	X <sup>(1)</sup>	Х	X	X	Х	Х	Х			
DAIAI	0	0	0	0	0	0	0			
DATA2	X	Х	X	Х	Х	Х	Х			
DATAZ	0 0 0 0 0									

1. X: do not care.

## 0xBF - clear all status registers (RAM access)

When an OpCode '10' (read and clear operation) at address b'111111 is performed.

Table 20. Clear all status registers (RAM access)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	Command									
OC1	OC0	OC0 Address								
1	0	1	1	1	1	1	1			
DATA1	X <sup>(1)</sup>	Х	Х	X	X	Х	Х			
DAIAI	0	0	0	0	0	0	0			
DATA2	Х	Х	Х	Х	Х	X	Х			
DATAZ	0	0	0	0	0	0	0			

1. X: do not care.

Note: Reset value = the value of the register after a power on.

Default value = the default value of the register. Currently this is equivalent to the reset value.

Cleared register = explicitly read and clear of the register, if it is not write protected.

DS14483 - Rev 3 page 22/74



## 4.3 Register map

The device contains a set of RAM and ROM registers. The RAM registers are used for device configuration and device status while ROM registers are used for device identification. Since ST-SPI is used, the global status byte defines the device status, containing fault information.

### 4.3.1 Global status byte description

The data shifted out on SDO during each communication starts with a specific byte called global status byte. This one is used to inform the microcontroller about global faults, which can happen at channel-side level (that is like thermal shutdown, OLOFF...) or on the SPI interface (like watchdog monitoring timeout event, communication error,...). This specific register has the following format:

Table 21. Global status byte (GSB)

MSB	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
GSBN	RSTB	SPIE	TSD	ITLOFF	I <sub>PEAK_DETECT</sub>	Bit1 <sup>(1)</sup>	FS

1. Bit1 in GSB is defined as T<sub>CASE</sub> OR V<sub>CC\_UV</sub> OR V<sub>CC\_OV</sub>.

Table 22. Global status byte description

Bit	Name	Reset	Content
7	Global status bit not	0	The GSBN is a logically NOR combination of bit0 to bit6. This bit can also be used as global status flag without starting a complete communication frame as it is present directly after pulling CSN low.
6	Reset bit		The RSTB indicates a device reset. In case this bit is set, all internal control registers are set to default and kept in that state until the bit is cleared.
			The reset bit is automatically cleared by any valid SPI communication
			The SPIE is a logical OR combination of errors related to a wrong SPI communication (SCK count and SDI stuck at errors).
5	SPI error	0	The SPIE bit is automatically set when SDI is stuck at high or Low.
			The SPIE is automatically cleared by a valid SPI communication.
4	Thermal shutdown (OT)	0	This bit is set in case of thermal shutdown.
3	ITLOFF	0	Logical OR combination of STi <sup>2</sup> Fuse latch for all channels.
2	I <sub>PEAK_DETECT</sub>	0	Logical OR combination of I <sub>PEAK</sub> detection for all channels.
1	T <sub>CASE</sub> OR V <sub>CC_UV</sub> OR V <sub>CC_OV</sub>	0	This bit is set in case of frame temperature detection or $V_{CC}$ undervoltage or $V_{CC}$ overvoltage.
0	Fail-safe	1	The bit is set in case device operates in fail-safe mode. A detailed description of these root-causes and the fail-safe state itself is specified in the Section 2.2.3: Fail-safe mode

Note:

The FFh or 00h combinations for the global status byte are not possible, due to the active low of global status bit (bit7), exclusive combination exists between bit7 and bit0-bit6. Consequently, a FFh or 00h combination for the global status byte must be detected by the microcontroller as a failure (SDO stuck to GND or to  $V_{DD}$  or loss of SCK).

DS14483 - Rev 3 page 23/74



#### 4.3.2 RAM

RAM registers can be separated according to the frequency of usage:

- Init register is read/written during the initialization phase (single shot action)
- Continuous read/write / read and clear registers are often accessed, applying outputs control and diagnostic
- Rare read/read and clear status of device registers accessed on demand (in case of failure)

Table 23. RAM memory map

Address	Name	Access	Content	Access type	Reset value
			CONTROL REGISTERS		
01h	SOCR	Read/Write	Channel control register	Init	0x0000
02h	CTRL	Read/Write	Control register	Init	0x0000
03h	ITCFGCR0	Read/Write	I²t configuration control register channel0	Init	0x0000
04h	ITCFGCR1	Read/Write	I²t configuration control register channel1	Init	0x0000
			not used area		
			STATUS REGISTERS		
10h	OUTSR0	Read/Clear	Output status register channel0	rare	0x0000
11h	OUTSR1	Read/Clear	Output status register channel1	rare	0x0000
			not used area		
12h	ITCNTSR	Read	I²t counter status register	rare	0x0000
20h	ADCISR0	Read	Digital current sense channel0	continuous	0x0000
21h	ADCISR1	Read	Digital current sense channel1	continuous	0x0000
22h	ADCI2TSR0	Read	Digital current sense for I²t channel0	continuous	0x0000
23h	ADCI2TSR1	Read	Digital current sense for I²t channel1	continuous	0x0000
24h	ADCVSR0	Read	Digital output voltage channel0	continuous	0x0000
25h	ADCVSR1	Read	Digital output voltage channel1	continuous	0x0000
26h	ADCVBSR	Read	Digital battery voltage	continuous	0x0000
27h	ADCVTSR	Read	Digital frame temperature sense	continuous	0x0000
3Dh			RESERVED		
3Eh			RESERVED		

Note:

Any command (write, read, or read and clear status) executed on a "not used" RAM register that is a not assigned address does not have any effect: there is no change in the global status byte (no communication error, no error flag). The data written to this address is ignored. The data read from this address contains 00, independently of what has been written previously to this address.

A write command on "don't care" bits of an assigned RAM register address does not have any effect: There is no change on the global status byte. The data written to the "don't care bits" is ignored. The content of the "don't care bits" remains at "0" independently of the data written to these bits.

DS14483 - Rev 3 page 24/74



#### 4.3.3 ROM

This memory is used for device identification.

Table 24. ROM memory map

Address	Name	Description	Access	Content
00h	Company code	Indicates the code of STM company	Read only	00H
01h	Device family	Indicates the product family	Read only	03H
02h	Product code 1	Indicates the first code of the product	Read only	58H
03h	Product code 2	Indicates the 2nd code of the product	Read only	56H
04h	Product code 3	Indicates the third code of the product	Read only	06H
05h	Product Code 4	Indicates the fourth code of the product	Read only	42H
0Ah	Version	Silicon version	Read only	01H
		not used area		
10h	SPI Mode	Different Modes of the SPI (see SPI mode)	Read only	A1H
11h	WD Type 1	Indicates the type of watchdog used in the product	Read only	46H
13h	WD bit position 1	Indicates the address of the register containing the WD toggle bit	Read only	40H
14h	WD bit position 2	Indicates the position of the WD toggle bit	Read only	C1H
		not used area		
20h	SPI CPHA	Indicates the polarity and phase of the SPI interface	Read only	55H
3Eh	GSB options	Options of GSB byte (standard GSB definition)	Read only	00H
3Fh	Advanced OP. Code	Access to this address results in a SW reset		

## 4.3.4 SPI modes

By reading out the <SPI mode> register general information of SPI usage of the device application registers can be read.

Table 25. SPI mode

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Content
BR	DL2	DL1	DL0	SPI8	0	S1	S0	A1H

#### SPI burst read

Table 26. SPI burst read

Bit 7	Description
0	BR disabled
1	BR enabled

The burst read is implemented in this product so this bit is enabled.

## SPI data length

The SPI data length value indicates the length of the SCK count monitor, which is running for all the accesses to the device application registers. In case a communication frame with an SCK count is not equal to the reported one, the device leads to a SPI error and the data is rejected.

The frame length is specified on 3 bits in the SPI mode register located in the ROM part.

The 24-bit SPI communication is implemented in this product so these bits are '010'.

DS14483 - Rev 3 page 25/74



Table 27. SPI data length

Bit 6	Bit 5	Bit 4	Description
DL2	DL1	DL0	Description
0	0	0	Invalid
0	0	1	16-bit SPI
0	1	0	24-bit SPI
1	1	1	64-bit SPI

## Data consistency check (parity/CRC)

For some devices, a data consistency check is required. Therefore, either a parity-check or for very sensitive systems a CRC may be implemented.

It is defined on 2 bits in the SPI mode register located in the ROM part. A check is then applied on the incoming frame (SDI) while a calculation elaborated on one/multiple bits is done and integrated on the outgoing frame (SDO).

Table 28. SPI data consistency check

Bit 61	Bit 0	Description
<b>\$1</b>	S0	Description
0	0	Not used
0	1	Parity used
1	0	CRC used
1	1	Invalid

In case either the parity or the CRC check is implemented it is always located at the end of the communication.

The device is equipped with the parity control check. In the Tx device, the parity bit is calculated based on the first 23 bits: even number of "1" will set the parity bit to "1", while the odd number of "1" will set the parity bit to "0". In the Rx device, the parity bit is calculated in the same way and compared with the received one. In the case of different parity bit, the received SPI frame is considered as not valid and it is not executed.

DS14483 - Rev 3 page 26/74



## 4.4 Outputs control

Depending on the actual device mode, outputs can be controlled by the SPI register or the direct input DIx.

## **SPI register SOCR**

In normal mode outputs can be turned ON/OFF, applying Bit[n] = 1/0

[n]: is the related channel, n = 0 for the channel 0, and n = 1 for channel 1

## Example 1:

Turning ON channel 0 and 1

Table 29. Write SOCR 0x01

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	Command										
OC1	OC0	OC0 Address									
0	0	0	0	0	0	0	1				
D15		Data 1									
Not used	Not used	Not used	Not used	DIENCR1	DIENCR0	SOCR1	SOCR0				
х	х	х	х	0	0	1	1				
D7				Data 2							
SPCR1	SPCR0	CAPCR1	CAPCR0	EXIT_CAPCR1	EXIT_CAPCR0	WDTB	Parity				
Х	x	x	x	x	x	1/0	0				

## **Direct input DIx**

Applying logical high/low to pin turns ON/OFF the associated output in fail-safe. In normal mode, DIx effect is OR-ed with SPI configuration in case DIENCR bit is set.

## **Emergency input EMx**

Setting EMx = High in normal mode will turn off the Channelx.

DS14483 - Rev 3 page 27/74



# 4.5 Control registers and Status registers

SOCR Channel control register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not used	Not used	Not used	Not used	DIENCR1	DIENCRO	SOCR1	SOCRO	SPCR1	SPCR0	CAPCR1	CAPCR0	EXIT_CAPCR1	EXIT_CAPCR0	WDTB	PARITY
R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R

Address: 0x01h
Type: RW
Reset: 0

**Description:** Channel control register

This bit is automatically reset

[15:12]	Not used
11]	Direct input signal enable in normal mode of channel 1
10]	Direct input signal enable in normal mode of channel 0
	SOCR1 bit controls output state of channel 1:
9]	1 - output enabled
	0 - output disabled
	SOCR0 bit controls output state of channel 0:
3]	1 - output enabled
	0 - output disabled
[7]	Digital current sense sampling point of channel 1 (this setting is only valid for digital current sense, not for STi²Fuse digital current sense):
	0 - continuous mode: it allows digital conversion during all ON phase of the selected channel
	1 – filtered mode: it allows digital conversion as in continuous mode in addition to a low pass filter to filter data
	Digital current sense sampling point of channel 0 (this setting is only valid for digital current sense, not for STi <sup>2</sup> Fuse digital current sense):
5]	0 - continuous mode: it allows digital conversion during all ON phase of the selected channel
	1 – filtered mode: it allows digital conversion as in continuous mode in addition to a low pass filter to filter data
	Trigger for capacitive charging mode of channel 1 in normal mode:
5]	1 – enables CCM in normal mode
~ <u>,</u>	0 – disabled This bit is automatically reset
	Trigger for capacitive charging mode of channel 0 in normal mode:
1]	1 – enables CCM in normal mode
	0 – disabled This bit is automatically reset
	Exit of capacitive charging mode of channel 1 in normal mode:
[3]	1 – Enabled
	0 – disabled

DS14483 - Rev 3 page 28/74



Exit of capacitive charging mode of channel 0 in normal mode:	
1 – Enabled	
[2] 0 – disabled	
This bit is automatically reset.	
Watchdog toggle bit.	
[1] Note: the WD timeout can be optionally disabled by a dedicated OTP.	
[0] PARITY: parity bit	

DS14483 - Rev 3 page 29/74



CTRL Control register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
GOSTBY	UNLOCK	СТБТН1	СТБТНО	Z III	OTMASK	IPEAKMASK	IZTMASK	Not used	Not used	Not used	Not used	LOCKEN1	LOCKENO	Not used	PARITY	
RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	RW	RW	R	R	

Address: 0x02h
Type: RW
Reset: 0

**Description:** Control register

GOSTBY: Go to standby.

[15] It is necessary to perform 2 write accesses to enter standby from normal mode:

1. Write UNLOCK = 1 and EN = 1

2. Write GOSTBY = 1 and EN = 0

Unlock bit, has to be set before GOSTBY or EN can be set to 1

[14] This bit allows protected SPI transactions. It means that the next SPI communication will automatically clear this bit and prevent any change of protected data. Therefore, modifying a protected data requires to set UNLOCK bit in a first communication and write the protected data during the next communication

CTDTH[1:0]: Case thermal detection threshold. These bits allow to configure the case thermal detection of the device. Three temperature thresholds are available by programming these two bits.

1. CTDTH1: 0 CTDTH0: 0 = Detection temperature: 110 °C [13:12]

2. CTDTH1: 0 CTDTH0: 1 = Detection temperature: 70 °C

3. CTDTH1: 1 CTDTH0: 0 = Detection temperature: 90 °C

4. CTDTH1: 1 CTDTH0: 1 = Detection temperature: 130 °C

EN: enter normal mode

1 - normal mode

0 - fail safe mode

[11]

It is necessary to perform 2 write accesses to enter normal mode from fail-safe:

1. Wrire UNLOCK = 1

2. Write EN = 1

OT fault masking bit:

[10] 0: OTx fault contributes to LATCH\_DIAGx logic state

1: OTx fault contribution to LATCH\_DIAGx is masked in normal mode

I<sub>PFAK</sub> detection masking bit:

 $\hbox{0: IPEAKLSRx fault contributes to LATCH\_DIAGx logic state}\\$ 

1: IPEAKLSRx fault contribution to LATCH\_DIAGx is masked in normal mode
If both IPEAKLSRx and ITLOFFSRx bits are contemporaneously set and IPEAKMASKx is set as well, the contribution of
ITLOFFSRx bit to LATCH\_DIAGx logic state is masked, even if I2TMASKx is not set. But, if I2TMASKx=0 and both faults bits
are contemporaneously cleared, the contribution of I²t fault to LATCH\_DIAG logic state will not be masked for the time interval
TF\_UNLATCH.

I2t fault masking bit:

[8] 0: ITLOFFSR<sub>x</sub> fault contributes to LATCH\_DIAGx logic state

1:  $ITLOFFSR_x$  fault contribution to LATCH\_DIAGx is masked in normal mode

[7:4] Not used

DS14483 - Rev 3 page 30/74





[3]	Lock ENABLE '1' means a protected transaction (first setting UNLOCK bit, then modifying the relevant configuration register) is required for changing those bits. When '0' (reset value), those configuration registers may be altered with a single frame standard write command.
[2]	LOCKEN0: Lock enable for capacitive charging mode
	LOCKEN1: Lock enable for I²t configuration control registers
[1]	Not used
[0]	PARITY: parity bit

DS14483 - Rev 3 page 31/74



# **ITCFGCRx**

# I²t configuration control registers channels 0 to 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not used	Not used	IPEAKxCFG	INOMSR2x	INOMSR1x	INOMSR0x	TNOMSR2x	TNOMSR1x	TNOMSR0x	Not used	PARITY						
R	R	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	

Address: 0x03h to 0x04h

Type: RW Reset: 0

Description: I2t configuration control registers channels 0 to 1

[15:14]	Not used										
	Configure current peak level of channel X up to 6x I_nom or 10x I_nom, according to the following settings:										
[13]	1> 6x I_nom 0> 10x I_nom										
[12:10]	Nominal current setting for I²t curve (see Table 9)										
[9:7]	Nominal time setting for I²t curve (see Table 10)										
[6:1]	Not used										
[0]	PARITY: parity bit										

DS14483 - Rev 3 page 32/74



# **OUTSRx**

# Output status registers channels 0 to 1 register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not used	Not used	DIENSRX	OTSRx	Not used	CAPCSRx	IPEAKLSRx	OFFSRx	ITLOFFSRx	EMRBSR0	CAPFSSRx	Not used	Not used	Not used	Not used	PARITY	
R	R	R	RC	R	R	RC	R	RC	R	R	R	R	R	R	R	

Address: 0x10h to 0x11h

Type: RC Reset: 0

**Description:** Output status registers channels 0 to 1 register

[15:14]	Not used
[13]	Direct input status, image of associated DIx logic level
[12]	Overtemperature feedback status bit. This bit is set when OT fault has been detected and channel is latched off. This bit must be cleared to re-enable the output of the channel.
[11]	Not used
	Capacitive charging mode status bit:
[10]	1: CCM enabled
	0: CCM disabled
[9]	Channel latch-off status. This bit is set when I <sub>PEAK</sub> fault has been detected that is when output current reaches I <sub>PEAK</sub> threshold. When this bit is set the channel is latched off. This bit must be cleared to re-enable the output of the channel.
	Channel off status. This bit is used to read back the driver control signal:
[8]	1: OFF-state
	0: ON-state
[7]	Channel latch-off status. This bit is set when I²t counter time has elapsed and channel is latched off. This bit is set also in case of Ipeak_detect. In normal mode, this bit must be cleared to re-enable the output of the channel. In fail-safe mode, DIx toggling unlatches the protection but it not automatically clears this bit. This bit is set also in case output current reaches 10 x INOM, or 6 x INOM in case bit IPEAKxCFG (bit 13 of register ITCFGCRx) is set high.
[6]	Emergency read back status bit. It reflects the status of EMx pin.
	Automatic startup of capacitive charging mode after POR:
[5]	1: enabled
	0: disabled
[4:1]	Not used
[0]	PARITY: parity bit

DS14483 - Rev 3 page 33/74



ITCNTSR I²t counter status register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not used	Not used		ITCNT1			ITCNT0		IZTCFGINIT	Not used	RST	SPIE	VCCUV	VCCOV	LHIRB	PARITY	
R	R	R	R	R	R	R	R	R	R	RC	RC	R	R	R	R	

Address: 0x12h
Type: R

Reset: 0x40h

**Description:** I²t counter status register

[15:14] Not used

I2t counter status for channel 1:

000 --> [0%:12.5%]

[13:11] 001 --> [12.5%:25%]

...

111 --> [87.5%:100%]

I2t counter status for channel 0:

000 --> [0%:12.5%]

[10:8] 001 --> [12.5%:25%]

..

111 --> [87.5%:100%]

Selection of default I²t configuration from OTPs for all channels:

[7] '0' --> first configuration of I²t

'1' --> second configuration of I2t

[6] Not used

[5] Chip reset bit

[4] SPI error bit

[3] V<sub>CC</sub> undervoltage status bit

[2] V<sub>CC</sub> overvoltage status bit

[1] Limp-home pin read back bit

[0] PARITY: parity bit

DS14483 - Rev 3 page 34/74



# **ADCISRx**

## Digital current sense registers channels 0 to 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not used	Not used	ADCISR9 (MSB)	ADCISR8	ADCISR7	ADCISR6	ADCISR5	ADCISR4	ADCISR3	ADCISR2	ADCISR1	ADCISR0 (LSB)	Not used	SOCR	UPDTSR	PARITY	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Address: 0x20h to 0x21h

Type: R
Reset: 0

**Description:** Digital current sense registers channels 0 to 1

[15:14]	Not used
	Digital value of OUTPUTx current.
[13:4]	Output current value = ADCISRx/1023*IOUT_SAT
	Content is refreshed only in ON state and frozen in OFF state
[3]	Not used
	Read back of SOCR bit control:
[2]	0 - output disabled
	1 - output enabled
[4]	UPDTSR: updated status bit.
[1]	This bit is set when ADC value is updated and cleared when register is read.
[0]	PARITY: parity bit

DS14483 - Rev 3 page 35/74





# **ADCI2TSRx**

# Digital I<sup>2</sup>t current sense registers channels 0 to 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Notused	Notused	ADCI2TSR9 (MSB)	ADCI2TSR8	ADCI2TSR7	ADCI2TSR6	ADCI2TSR5	ADCI2TSR4	ADCI2TSR3	ADCI2TSR2	ADCI2TSR1	ADCI2TSR0 (LSB)	Notused	SOCRx	UPDTSR	PARITY
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Address: 0x22h to 0x23h

Type: R
Reset: 0

**Description:** Digital I²t current sense registers channels 0 to 1

[15:14]	Not used
	Digital value of OUTPUT current for I²t function.
[13:4]	Output current value = ADCI2TSRx/1023*IOUT_SAT_FUSE
	Content is refreshed only in ON state and reset at OFF state
[3]	Not used
	SOCR bit controls output state of the channel x:
[2]	0 - output disabled
	1 - output enabled
[4]	UPDTSR: updated status bit.
[1]	This bit is set when ADC value is updated and cleared when register is read.
[0]	PARITY: parity bit

DS14483 - Rev 3 page 36/74





### **ADCVSRx**

## Digital output voltage registers channels 0 to 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not used	Not used	ADCVSR9 (MSB)	ADCVSR8	ADCVSR7	ADCVSR6	ADCVSR5	ADCVSR4	ADCVSR3	ADCVSR2	ADCVSR1	ADCVSR0 (LSB)	Not used	Not used	UPDTSR	PARITY
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Address: 0x24h to 0x25h

Type: R
Reset: 0

**Description:** Digital output voltage registers channels 0 to 1

[15:14]	Not used
[13:4]	Digital value of output voltage for the channel x
[3:2]	Not used
[1]	UPDTSR: updated status bit.
Lil	This bit is set when ADC value is updated and cleared when register is read.
[0]	PARITY: parity bit

DS14483 - Rev 3 page 37/74



#### **ADCVBSR**

### Digital battery voltage register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not used	Not used	ADCVBSR9 (MSB)	ADCVBSR8	ADCVBSR7	ADCVBSR6	ADCVBSR5	ADCVBSR4	ADCVBSR3	ADCVBSR2	ADCVBSR1	ADCVBSR0 (LSB)	Not used	Not used	UPDTSR	PARITY	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Address: 0x26h
Type: R

Reset: 0

**Description:** Digital battery voltage register

[15:14] Not used

[13:4] Digital value of V<sub>CC</sub> voltage

[3:2] Not used

UPDTSR: updated status bit.

[1] This bit is set when ADC value is updated and cleared when register is read.

[0] PARITY: parity bit

DS14483 - Rev 3 page 38/74



#### **ADCVTSR**

#### Digital case thermal sensor voltage register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not used	Not used	ADCVTSR9 (MSB)	ADCVTSR8	ADCVTSR7	ADCVTSR6	ADCVTSR5	ADCVTSR4	ADCVTSR3	ADCVTSR2	ADCVTSR1	ADCVTSR0 (LSB)	Not used	Not used	UPDTSR	PARITY	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

 Address:
 0x27h

 Type:
 R

 Reset:
 0

**Description:** Digital case thermal sensor voltage register

[15:14] Not used

[13:4] Digital value of case thermal sensor voltage.
[13:4] T<sub>CASE</sub> (typ.) = 409.13 °C - (1.0473\*ADCVTSR[13:4])

[3:2] Not used

[1] UPDTSR: updated status bit.
[1] This bit is set when ADC value is updated and cleared when register is read.

[0] PARITY: parity bit

DS14483 - Rev 3 page 39/74



### 5 Diagnostic


Device is capable of providing digital diagnostic information through the SPI interface.

#### 5.1 Digital current sense diagnostic

#### 5.1.1 ADC characteristics

Here are the "Differential non linearity" and "Integral non Linearity" typical curves for the 10-bit ADC converter.

Figure 15. ADC characteristics and error definition



#### GADG311020171221MT

#### 5.1.2 ADC operating principle

The device provides a 10-bit successive approximation register (SAR) analog to digital converter. It is used to provide a digital information about the current sense feedback proportional to the output current. An integrated LP (progressive average) filter can be used to filter data coming from the ADC conversion reducing the effect of random noise coming from analog current sense amplifier.

Note: The internal ADC is able to work in both normal and fail-safe conditions.

The integrated ADC control logic is designed to lead to a good 10-bit approximation of current sense/temperature feedback.

After each conversion, an updated bit "UPDTSR" is set to advise about new conversion data. This bit is reset after the read process of the dedicated RAM register.

The data is maintained in the register until the next conversion results are available. The ADC register is refreshed at the end of each conversion and maintained during the conversion of the current sample. The data is converted to the 10-bit register, the formula is equal to:

lout conv = data (10bit)/K;

DS14483 - Rev 3 page 40/74




Figure 16. Conversion window generation

GADG311020171222MT

A minimum conversion time  $(t_{ON\_CS(min)})$  is defined to allow the signal stabilization at the input of the ADC converter and considering the sampling time.

#### 5.1.3 Registers

The results of the digital conversion are stored in the "Digital current sense registers". Two registers are used for the digital conversion of the output current:

- ADCISRx (address from 20h to 21h) Digital outputx current sense (one register x channel)
- ADCI2TSRx (address from 22h to 23h) Digital Outputx current sense for I²t function (one register x channel)

Table 30. Registers

Register name	Bit 15, 14	Bit 13 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCISRx 20h to 21h	Not used	Digital value of OUTx current. Content is refreshed only in ON state and frozen in OFF State	Not used	SOCRx Possibility to control the Outx state (read only)	UPDTSR Updated status bit. It is set when value is updated and cleared when register is read	Parity
ADCI2TSRx 22h to 23h	Not used  Digital value of OUTx current for I²t function. Content is refreshed only in ON state and reset in OFF State	Not used	SOCRx Possibility to control the Outx state (read only)	UPDTSR Updated status bit. It is set when value is updated and cleared when register is read	Parity	

DS14483 - Rev 3 page 41/74



#### 5.1.4 Asynchronous mode

The device is able to operate two different sampling modes, configurable by one bit per channel, SPCRx, in the channel control register, SOCR:

Table 31. Sampling mode

SPCRx	Sampling mode
0	CONTINUOUS mode
1	FILTERED mode (Digital Outputx current only)

In asynchronous mode (continuous or filtered) the ADC result register is continuously refreshed, provided the channel is commanded on either through direct input signal or through SOCR register.

Table 32. Sampling mode configuration

SPCRx	SOCRx	Dix	Sampling mode
1	1	x	Asynchronous with continuous sampling and digital LP filter (1st result after 16 samples)
0	1	x	Asynchronous with continuous sampling
Х	0	1	Asynchronous with continuous sampling (fail-safe mode)

#### 5.2 Integrated LP (progressive average) filter

In asynchronous mode, when the filtered mode is selected through the dedicated bits "SPCR1 = 1" and "SPCR0 = 1", the integrated LP filter is activated. This component will filter the data coming from the ADC conversion reducing the effect of random noise coming from the analog current sense amplifier.

Features of the integrated LP filter:

- 1<sup>st</sup> order decimating filter on 16 samples
- 1st result after 1 sample with progressive averaging of 16 successive samples:

$$data(N) = \left(data(N-1) \cdot \frac{15}{16}\right) + data_i/16$$

- Asynchronous reset like POR reset filtered value
- Continues to accumulate samples when channel is in on-state
- Keeps digitalized value when channel is in off-state

DS14483 - Rev 3 page 42/74



#### 5.3 Digital diagnostic

The global status byte (GSB) provides the preliminary status of the device during the SPI communication with the device. It informs about the device actual mode (normal/fail-safe).

By reading the additional status registers, more detailed information is provided. Status information is stored in the status registers.

#### 5.3.1 Status registers

Table 33. Status registers

Address	Name	Access	Description
10h to 11h	OUTSRx	Read/Clear	Outputs status register (see register map for detailed description)
12h	ITCNTSR Read		I²t counters status
20h to 21h	ADCISRx	Read	Digital current sense registers.
22h to 23h	ADCI2TSRx	Read	Digital current sense registers for I <sup>2</sup> t function
24h to 25h	ADCVSRx	Read	Digital output voltage registers
26h	ADCVBSR	Read	Digital battery voltage sense register
27h	ADCVTSRx	Read	Digital case temperature sensor voltage sense register.

#### 5.4 Open-load ON-state detection

The open-load ON-state is performed by reading the digital current sense. In case the output is on and the reported digital current sense value is below the requested threshold, the open-load condition can be reported.

#### 5.5 DIENSR (Direct Input Status bits in OUTSRx)

DIENSR bits read back the logic level of the DIx Input dedicated to the specific channel.

#### 5.6 Overtemperature

The OTSRx provides an OT (overtemperature) failure flag related to OUTPUTx. If triggered, the bit is latched and keeps its status until a read and clear command on OTSRx is performed by SPI.

#### 5.7 I<sub>PEAK</sub> detection

The IPEAKLSRx provides the I<sub>PEAK</sub> detection feedback for each channel. The bit is set when an I<sub>PEAK</sub> event is detected, and it keeps its status until a read and clear command on IPEAKLSRx is performed by SPI.

#### 5.8 I<sup>2</sup>t status

The ITLOFFSRx provides the I²t event feedback for each channel. The bit is set when a I²t event is detected, and it keeps its status until a read and clear command on ITLOFFSRx is performed by SPI.

DS14483 - Rev 3 page 43/74



# 6 Electrical specifications

### 6.1 Absolute maximum ratings

Stressing the device above the rating listed in the Table 34. Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 34. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC_LSC</sub>	Maximum supply voltage for full short-circuit protection	19	V
V <sub>CCJS</sub>	Maximum jump start voltage for single pulse short circuit protection	28	V
V <sub>CC</sub>	DC supply voltage	35	V
-V <sub>CC</sub>	Reverse DC supply voltage (without external components)	16	V
-I <sub>GND</sub>	DC reverse GND pin current	200	mA
I <sub>OUT0,1</sub>	Maximum DC output current	Internally limited	А
-l <sub>OUT0,1</sub>	Reverse DC output current	126	А
V <sub>SDO</sub>	DC SPI pin voltage	V <sub>DD</sub> + 0.3	V
-V <sub>SDO</sub>	Reverse DC SPI pin voltage	-0.3	V
I <sub>SDI,CSN,SCK</sub>	DC SPI pin current	+10/-1	mA
I <sub>DD</sub>	DC digital control supply current for SPI interface	+10/-1	mA
$V_{DD}$	DC digital control supply for SPI interface	6	V
-V <sub>DD</sub>	Reverse DC digital control supply for SPI interface	-0.3	V
I <sub>DIN0,1</sub>	DC direct input current	+10/-1	mA
I <sub>EM0,1</sub>	DC emergency pin current	+10/-1	mA
I <sub>LATCH_DIAG0,1</sub>	DC LATCH_DIAG pin current	+10/-1	mA
I <sub>LH</sub>	DC limp-home pin current	+10/-1	mA
I <sub>VREG</sub>	DC VREG pin current	+10/-1	mA
E <sub>MAX</sub>	Maximum switching energy (single pulse, T <sub>Jstart</sub> = 150 °C)	130	mJ
	Electrostatic discharge	(ANSI-ESDA-JEDEC-JS-00	1-2014)
	DI0, DI1, EM0, EM1, LATCH_DIAG0, LATCH_DIAG1, LH, V <sub>REG</sub>	2000	
ESD	$V_{DD}$	2000	
ESD	CSN, SDI, SCK, SDO	2000	V
	OUT <sub>0,1</sub>	4000	
	Vcc	4000	
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
TJ	Junction operating temperature	-40 to 150	°C
T <sub>STG</sub>	Storage temperature	-55 to 150	°C
I <sub>LAT</sub>	Latch-up current	±20	mA

DS14483 - Rev 3 page 44/74



### 6.2 Thermal data

Table 35. Thermal data

Symbol	Parameter	Typ. value	Unit
R <sub>thJB</sub>	Thermal resistance, junction-to-board (JEDEC JESD 51-8)	4.51	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	18.45 (see Figure 24)	°C/W

#### 6.3 SPI electrical characteristics

2.7 V < V<sub>DD</sub> < 5.5 V, 7 V < V<sub>CC</sub> < 28 V, -40 °C < T<sub>J</sub> < 150 °C, unless otherwise specified.

**Table 36. DC characteristics** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni
		VDD pin				
I <sub>DD</sub>	SPI interface supply current in normal mode	V <sub>DD</sub> = 5 V; SPI active without frame communication; CSN high		14	20	μA
I <sub>DDstd</sub>	SPI interface supply current in standby state	V <sub>DD</sub> = 5 V; T <sub>J</sub> = 125 °C; INx = 0 V		0.05	10	μ/
		SDI, SCK pins				
I <sub>IL</sub>	Low level Input current	V <sub>SDI,SCK</sub> = 0.3 V <sub>DD</sub>	1		10	μA
I <sub>IH</sub>	High level Input current	V <sub>SDI,SCK</sub> = 0.7 V <sub>DD</sub>	1		10	μ
V <sub>IL</sub>	Input low voltage				0.3 V <sub>DD</sub>	٧
V <sub>IH</sub>	Input high voltage		0.7 V <sub>DD</sub>			٧
V <sub>I_HYST</sub>	Input hysteresis voltage			0.5		٧
V	001 1 1	I <sub>IN</sub> = 1 mA	6		8.2	٧
V <sub>SDI_CL</sub>	SDI clamping voltage	I <sub>IN</sub> = -1 mA		-0.7		٧
.,		I <sub>IN</sub> = 1 mA	6		8.2	٧
V <sub>SCK_CL</sub>	SCK clamping voltage	I <sub>IN</sub> = -1 mA		-0.7		٧
		SDO pin				
V <sub>OL</sub>	Output low voltage	I <sub>SDO</sub> = -5 mA; CSN low; fault condition			0.2 V <sub>DD</sub>	V
V <sub>OH</sub>	Output high voltage	I <sub>SDO</sub> = 5 mA; CSN low; no fault condition	0.8 V <sub>DD</sub>			٧
I <sub>LO</sub>	Output leakage current	V <sub>SDO</sub> = 0 V or V <sub>DD</sub> , CSN high	-5		5	μ
		CSN pin				
I <sub>IL_CSN</sub>	Low level Input current	$V_{CSN} = 0.3 V_{DD}$	-10			μ
I <sub>IH_CSN</sub>	High level Input current	$V_{CSN} = 0.7 V_{DD}$			-1	μ
V <sub>IL_CSN</sub>	Output low voltage				0.3 V <sub>DD</sub>	\
V <sub>IH_CSN</sub>	Output high voltage		0.7 V <sub>DD</sub>			\
V <sub>HYST_CSN</sub>	Input hysteresis voltage			0.5		\
V	CCNI elemente e celte e	I <sub>IN</sub> = 1 mA	6		8.2	\
$V_{CL\_CSN}$	CSN clamping voltage	I <sub>IN</sub> = -1 mA		-0.7		V

DS14483 - Rev 3 page 45/74



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>CSN_LOW_WUP</sub>	CSN low filtering time at standby		10	25	55	μs

Table 37. AC characteristics (SDI, SCK, CSN, SDO)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>OUT</sub>	Output capacitance (SDO)	V <sub>OUT</sub> = 0 V to 5 V	-	-	20	pF
C <sub>IN</sub>	Input capacitance (SDI)	V <sub>IN</sub> = 0 V to 5 V	-	-	20	pF
CIN	Input capacitance (other pins)	V <sub>IN</sub> = 0 V to 5 V	-	-	20	pF

**Table 38. Dynamic characteristics** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f <sub>C</sub>	SPI clock frequency	Duty cycle = 50%			8	MHz
tslch	CSN low setup time		60			ns
t <sub>SHCH</sub>	CSN high setup time		600			ns
t <sub>DVCH</sub>	Data in setup time		10			ns
t <sub>CHDX</sub>	Data in hold time		15			ns
t <sub>CH</sub>	Clock high time		60			ns
t <sub>CL</sub>	Clock low time		60			ns
t <sub>CLQV</sub>	Clock low to output valid	C <sub>OUT</sub> = 1 nF		75		ns
t <sub>QLQH</sub>	Output rise time	C <sub>OUT</sub> = 1 nF		55		ns
t <sub>QHQL</sub>	Output fall time	C <sub>OUT</sub> = 1 nF		55		ns
t <sub>SCLK</sub> (1)	SCK setup time before CSN rising		20			ns
t <sub>CSNQV</sub> <sup>(1)</sup>	CSN low to output valid				200	ns
t <sub>CSNQT</sub> <sup>(1)</sup>	CSN high to output tristate				200	ns

<sup>1.</sup> Parameter specified by design and evaluated by characterization, not tested in production.

DS14483 - Rev 3 page 46/74





Table 39. Digital timings


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t_ccm_cycle	Time to exit from capacitive charging mode		200	250	300	ms
t_di_mon	Time window to enter in capacitive charging mode in fail-safe		198	300	402	μs
t_prestdby	Time to go to pre-standby		11	14	16	ms
t_stdby_en	Minimum time from pre-standby to standby mode		90	100	110	μs
t_filter_ipeak	Filtering time of I <sub>PEAK</sub> detection		0.95	1.2	1.45	μs
t <sub>LF</sub>	Period for low frequency charging mode		3.4	4	4.6	ms
tHF	Period for high frequency charging mode		0.85	1	1.15	ms
MAX_COUNTER_LF	Maximum number of autorestart pulses allowed in short-circuit				30	
<sup>t</sup> wkup_fdbck	Wake-up feedback timing after power-on reset	After power-on, LATCH_DIAG <sub>x</sub> pins are pulled low for twkup_FDBCK delay.  The parameter is measured between 10% of falling and rising edges of LATCH_DIAG <sub>x</sub> pins.	0.8	1.0	1.2	ms
t <sub>LH</sub>	Limp-home pin symmetrical filtering time		20	25	30	μs
tcsn_low_fs	Filtering time of CSN_LOW signal in Fail-safe mode		0.8	1	1.2	μs
tcsn_low_pstb	Filtering time of CSN_LOW signal in pre-standby mode		20	25	30	μs
t <sub>WHCH</sub>	CSN timeout: time to release SDO bus		80		140	ms
t <sub>WDTB</sub>	Watchdog toggle bit timeout		80		140	ms
i_time_tol_t	I-t tolerance on time step		0.9*(t - 32)		1.1*(t + 125)	μs
t <sub>F_UNLATCH</sub>	Minimum time for I²t protection on channel x to unlatch after a R&C of the ITLOFFSR <sub>x</sub> bit				70	μs
t <sub>F_UNLATCH_DIx_</sub> TOGGLE	Minimum time for I²t protection on channelx to unlatch after a toggling of DIx pin in Failsafe Mode		15		95	μs
t <sub>DIx_</sub> TOGGLE	Filtering time for DIx toggling, to unlatch channelx in case of fault in Failsafe Mode		15		25	μs
t <sub>HSHT_DELAY</sub>	Intervention delay of the I²t protection at 10xINOM/6xINOM				40	μs
t <sub>BLANK_</sub> CS	Blanking time for digital current sense after rising edge of command signal		125	150	175	μs

DS14483 - Rev 3 page 47/74

Figure 17. SPI dynamic characteristics







GADG311020171237MT

DS14483 - Rev 3 page 48/74



### **6.4** Electrical characteristics

7 V < V $_{CC}$  < 28 V, –40  $^{\circ}C$  < T $_{J}$  < 150  $^{\circ}C,$  unless otherwise specified.

Table 40. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		4	13	28	V
V <sub>USD</sub>	Undervoltage shutdown	V <sub>CC</sub> decreasing			3.4	V
V <sub>POR</sub>	Undervoltage shutdown on V <sub>REG</sub>	V <sub>REG</sub> decreasing	1.5		1.9	V
V <sub>POR_HYST</sub>	Undervoltage shutdown on V <sub>REG</sub> hysteresis			0.15		V
		I <sub>OUT</sub> = 30 A, T <sub>J</sub> = 25 °C		1.2		
<b>D</b>	0	I <sub>OUT</sub> = 30 A, T <sub>J</sub> = 150 °C			2.4	0
R <sub>ON</sub>	On-state resistance <sup>(1)</sup>	I <sub>OUT</sub> = 30 A, V <sub>CC</sub> = 4 V, T <sub>J</sub> = 25 °C			2.2	V
		I <sub>OUT</sub> = 30 A, V <sub>CC</sub> = 3.4 V, T <sub>J</sub> = 25 °C			12.5	
R <sub>ON_Rev</sub>	R <sub>DSON</sub> in reverse battery condition <sup>(1)</sup>	I <sub>OUT</sub> = 30 A, V <sub>CC</sub> = 13 V, T <sub>J</sub> = 25 °C		1.2		mΩ
	V alama valtara	I <sub>CC</sub> = 20 mA, I <sub>OUT0,1</sub> = 0 A, T <sub>J</sub> = -40 °C	35			.,
V <sub>clamp</sub>	V <sub>CC</sub> clamp voltage	I <sub>CC</sub> = 20 mA, I <sub>OUT0,1</sub> = 0 A, 25 °C < T <sub>J</sub> < 150 °C	36	38	45	V
		Standby mode, DIx = 0 V, V <sub>DD</sub> = 0 V, V <sub>CC</sub> = 13 V, T <sub>J</sub> = 25 °C		0.025	0.4	μA
I <sub>S</sub>	Supply current	Standby mode, DIx = 0 V, V <sub>DD</sub> = 0 V, V <sub>CC</sub> = 13 V, T <sub>J</sub> = 85 °C		0.3	0.8	μA
		Standby mode, DIx = 0 V, V <sub>DD</sub> = 0 V, V <sub>CC</sub> = 13 V, T <sub>J</sub> = 125 °C		2.3	10	μA
I <sub>Son</sub>	Supply current in active mode (fail-safe or normal mode)	ON-state (all channels OFF), $V_{CC}$ = 13 V, $V_{DD}$ = 5 V, $I_{OUT0,1}$ = 0 A		5.5	7	mA
$\Delta I_{Son}$	Additional supply current for each output in ON state driving nominal current	ON-state (per channel), V <sub>CC</sub> = 13 V, V <sub>DD</sub> = 5 V, I <sub>OUT0,1</sub> = A			4	mA
		V <sub>DI</sub> = 0 V, V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = 13 V, T <sub>J</sub> = 25 °C	0	0.01	0.8	μA
I <sub>L(off)</sub>	OFF-state output current	V <sub>DI</sub> = 0 V, V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = 13 V, T <sub>J</sub> = 125 °C, Ch0,1 (per channel)	0		10	μA
	OFF-state output current at	No standby, V <sub>DI</sub> = 0 V, V <sub>OUT</sub> = 13 V, V <sub>CC</sub> = 13 V			100	
I <sub>L(off)2</sub>	V <sub>OUT</sub> = V <sub>CC</sub>	Standby, V <sub>DI</sub> = 0 V, V <sub>OUT</sub> = 13 V, V <sub>DD</sub> = 0 V, V <sub>CC</sub> = 13 V			5	μA
V <sub>F0,1</sub>	Output V <sub>CC</sub> diode voltage	V <sub>CC</sub> = 13 V, I <sub>OUT</sub> = 30 A, T <sub>J</sub> = 150 °C			0.7	V

<sup>1.</sup> For each channel.

DS14483 - Rev 3 page 49/74



Table 41.	Switching	$(V_{CC} = 13)$	V
-----------	-----------	-----------------	---

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>don</sub> <sup>(1)</sup>	Turn-on delay time Ch0,1 at T <sub>J</sub> = 25 °C to 150 °C	Fail-safe mode, from DIx rising to 20%V <sub>OUT</sub> , $R_L$ = 0.43 $\Omega$	1.8	3.6	4.8	μs
t <sub>doff</sub> <sup>(1)</sup>	Turn-off delay time Ch0,1 at T <sub>J</sub> = 25 °C to 150 °C	Fail-safe mode, from DIx falling to $80\%V_{OUT}$ , $R_L$ = $0.43~\Omega$	2.9	4.5	7.7	μs
t <sub>stdby_out</sub>	Time required for a complete transition from Standby Mode to Fail Safe Mode, defined from the rising edge of the signal DIx, up to the falling edge of Latch_Diagx	C <sub>VREG</sub> = 100 nF	15.5	27	40	μs
t <sub>stbdy_out_efuse_on</sub>	Time interval from the rising edge of DIx in Standby Mode to 70% V <sub>OUT</sub> (V <sub>OUT</sub> = 70% V <sub>CC</sub> )	C <sub>VREG</sub> = 100 nF			95	μs
(dV <sub>OUT</sub> /dt) <sub>on</sub> <sup>(1)</sup>	Turn-on voltage slope at T <sub>J</sub> = 25 °C to 150 °C	R <sub>L</sub> = 0.43 Ω	0.1	0.38	1.1	V/µs
(dV <sub>OUT</sub> /dt) <sub>off</sub> <sup>(1)</sup>	Turn-off voltage slope at T <sub>J</sub> = 25 °C to 150 °C	R <sub>L</sub> = 0.43 Ω	1.0	6.5	15.5	V/µs
W <sub>ON</sub> <sup>(2)</sup>	Switching energy losses at turn-on	R <sub>L</sub> = 0.43 Ω		5.1	13	mJ
W <sub>OFF</sub> <sup>(2)</sup>	Switching energy losses at turn-off	R <sub>L</sub> = 0.43 Ω		0.45	0.7	mJ

<sup>1.</sup> See Figure 18. Switching characteristics.

Table 42. Logic inputs ( $DI_{0,1}$ ,  $EM_{0,1}$ , LH pins)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage				0.9	V
I <sub>IL</sub>	Low level input current	V <sub>DIN</sub> = 0.9 V	1			μA
V <sub>IH</sub>	Input high level voltage		2.1			V
l <sub>IH</sub>	High level input current	V <sub>DIN</sub> = 2.1 V			10	μA
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.2			V
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> = 1 mA	6.0		8.2	V
VICL.	imput clamp voltage	$I_{IN} = -1 \text{ mA}$		-0.7		V
t <sub>DI_WUP</sub>	Filtering time at standby		0.8	1.5	2.7	μs

Table 43. Fault diagnostic feedback (LATCH\_DIAG0,1 pins)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>LD_FAULT0,1</sub>	LATCH_DIAG output voltage in fault condition	I <sub>LATCH_DIAG</sub> = -1 mA			0.5	V
V. D. EALII TO 4	LATCH DIAG clamp voltage	I <sub>LATCH_DIAG</sub> = 1 mA	6		8.2	V
V <sub>LD_FAULT0,1</sub>		I <sub>LATCH_DIAG</sub> = -1 mA		-0.7		V

Table 44. Voltage regulator (V<sub>REG</sub>)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>REG_OUT</sub>	Pre-regulator output voltage	V <sub>CC</sub> = 13 V, T <sub>J</sub> = 25 °C	4	4.9	6	V
V <sub>REG_DROP</sub>	Maximum V <sub>CC</sub> – V <sub>REG</sub> drop at low V <sub>CC</sub>	V <sub>CC</sub> = 4 V, Channel ON		0.25	0.7	V
V <sub>V</sub> DEO O	V <sub>RFG</sub> clamp voltage	I <sub>EN</sub> = 1 mA	6		8.2	V
V <sub>VREG_CL</sub>		I <sub>EN</sub> = -1 mA		-0.7		V

DS14483 - Rev 3 page 50/74

<sup>2.</sup> Parameter guaranteed by design and characterization.



**Table 45. Protection** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T <sub>TSD</sub>	Shutdown temperature		150	175	215	°C
T <sub>RS</sub>	Thermal reset of OTSR fault detection <sup>(1)</sup>	V <sub>CC</sub> = 13 V	135			°C
T <sub>HYST</sub>	Thermal hysteresis $(T_{TSD} - T_{RS})^{(1)}$	V <sub>CC</sub> = 13 V		10		°C
T <sub>CSD</sub> <sup>(1)</sup>	Case thermal detection pre-warning	V <sub>CC</sub> = 13 V (see CTRL)	T <sub>CSD nom</sub> -10	T <sub>CSD nom</sub>	T <sub>CSD nom</sub> +10	°C
T <sub>CR</sub>	Case thermal detection reset <sup>(1)</sup>	V <sub>CC</sub> = 13 V	T <sub>CR nom</sub> -10	T <sub>CR nom</sub>	T <sub>CR nom</sub> +10	°C

<sup>1.</sup> Parameter specified by design and evaluated by characterization, not tested in production.

### 6.5 ADC

Table 46. ADC

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ADC_INL	Integral non-linearity error	-	-	-	2	LSB
ADC_DNL	Differential non-linearity error	-	-	-	1	LSB

Table 47. Protection and diagnostic (7 < V<sub>CC</sub> < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit				
		V <sub>DD</sub> = 5 V, V <sub>CC</sub> = 16 V,	100		160	Α				
I <sub>PEAK</sub> <sup>(1)</sup>	Short-circuit current	$L_L = 5 \mu H, R_L = 50 \text{ m}\Omega, T_J = -40^{\circ}\text{C}$	100		100	^				
	Short-circuit current	V <sub>DD</sub> = 5 V, V <sub>CC</sub> = 16 V,	145		205	Α				
		$L_L = 5 \mu H, R_L = 50 \text{ m}\Omega, T_J = 150^{\circ}\text{C}$	145	145	145	145	;		205	A
t_blank_ipeak	Blanking time for Ipeak detection after rising edge of command signal			8		μs				
V <sub>DEMAG</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> = 2 A, V <sub>IN0,1</sub> = 0 V, L = 6 mH, 25 °C < T <sub>J</sub> < 150 °C	V <sub>CC</sub> -35	V <sub>CC</sub> - 38	V <sub>CC</sub> - 45	V				

<sup>1.</sup>  $I_{PEAK}$ , ensured between 7 V and 16 V, -40 °C <  $T_J$  < 150 °C.

DS14483 - Rev 3 page 51/74



Table 48. Digital current sense (7 V <  $V_{CC}$  < 18 V,  $T_{J}$  = -40 °C to 150 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ADC <sub>SM_Time</sub>	Sample rate				10	μs
K <sub>0</sub>	Digital current sense gain: ADC <sub>OUT</sub> /I <sub>OUT</sub>	I <sub>OUT</sub> = 1.2 A	-38%	25.4	38%	1/A
$dK_0/K_0^{(1)(2)}$	Digital current sense gain drift	I <sub>OUT</sub> = 1.2 A	-28		28	%
K <sub>1</sub>	Digital current sense gain: ADC <sub>OUT</sub> /I <sub>OUT</sub>	I <sub>OUT</sub> = 6 A	-12%	25.4	12%	1/A
dK <sub>1</sub> /K <sub>1</sub> <sup>(1)(2)</sup>	Digital current sense gain drift	I <sub>OUT</sub> = 6 A	-9		9	%
K <sub>2</sub>	Digital current sense gain: ADC <sub>OUT</sub> /I <sub>OUT</sub>	I <sub>OUT</sub> = 30 A	-7%	25.4	7%	1/A
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)(2)</sup>	Digital current sense gain drift	I <sub>OUT</sub> = 30 A	-4		4	%
I <sub>OUT_OFFSET</sub> (1)	Output current offset	I <sub>SENSE</sub> = 000H	150		150	mA
I <sub>OUT_SAT</sub>	Output saturation current	I <sub>SENSE</sub> = 3FFH	34.3	40.3		Α
V <sub>OUT_CD_SD</sub>	Current sense minimum output voltage	Output voltage for CS shutdown			6.5	٧
t <sub>ON_CS(min)</sub>	Minimum ON time for digital current sense availability		125	150	175	μs
t <sub>ON_CS(min)</sub>	Minimum ON time for stable digital CS availability, from rising edge of command signal up to 90% of analog CS signal	T <sub>J</sub> = 25 °C to 150 °C		240	450	μs

<sup>1.</sup> Parameter specified by design and evaluated by characterization, not tested in production.

Table 49. STi<sup>2</sup>Fuse digital current sense (7 V <  $V_{CC}$  < 18 V,  $T_{J}$  = -40 °C to 150 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ADCf <sub>SM_Time</sub>	Sample rate				10	μs
K <sub>F0</sub>	Digital current sense gain: ADC <sub>OUT</sub> /I <sub>OUT</sub>	I <sub>OUT</sub> = 9 A	-12%	6.3	12%	1/A
$dK_{F0}/K_{F0}^{(1)(2)}$	Digital current sense gain drift	I <sub>OUT</sub> = 9 A	-15		15	%
K <sub>F1</sub>	Digital current sense gain: ADC <sub>OUT</sub> /I <sub>OUT</sub>	I <sub>OUT</sub> = 32 A	-7%	6.3	7%	1/A
dK <sub>F1</sub> /K <sub>F1</sub> <sup>(1)(2)</sup>	Digital current sense gain drift	I <sub>OUT</sub> = 32 A	-4		4	%
K <sub>F2</sub>	Digital current sense gain: ADC <sub>OUT</sub> /I <sub>OUT</sub>	I <sub>OUT</sub> = 120 A	-7%	6.3	7%	1/A
$dK_{F2}/K_{F2}^{(1)(2)}$	Digital current sense gain drift	I <sub>OUT</sub> = 120 A	-4		4	%
I <sub>OUT_OFFSET_Fuse</sub> <sup>(1)</sup>	Fuse output current offset	I <sub>SENSE</sub> = 000H	-590		590	mA
I <sub>OUT_SAT_Fuse</sub>	Fuse output saturation current	I <sub>SENSE</sub> = 3FFH	138.5	161		Α
V <sub>OUT_FSD</sub>	Fuse sense minimum output voltage	Output voltage for fuse CS shutdown			6.5	V

<sup>1.</sup> Parameter specified by design and evaluated by characterization, not tested in production.

DS14483 - Rev 3 page 52/74

<sup>2.</sup> All values refer to  $V_{\rm CC}$  = 13 V;  $T_{\rm J}$  = 25°C, unless otherwise specified.

<sup>2.</sup> All values refer to  $V_{\rm CC}$  = 13 V;  $T_{\rm J}$  = 25°C, unless otherwise specified.




Table 50. Digital monitoring (7 <  $V_{CC}$  < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ADC <sub>VCC_SM_Time</sub>	Sample rate				150	μs
V <sub>CC_digital</sub>	Digital V <sub>CC</sub> voltage feedback	3.4 V < V <sub>CC</sub> < 24 V	-8%	1023* V <sub>CC</sub> /25V	8%	
V	District southern for the set	2.4 V < V <sub>OUT</sub> < 3.4 V	-9%	1023* V <sub>OUTx</sub> /25V	9%	
V <sub>OUT_digital</sub>	Digital output voltage feedback	3.4 V < V <sub>OUT</sub> < 24 V	-8%	1023* V <sub>OUT<sub>x</sub></sub> /25V	8%	
T <sub>CASE_digital</sub> <sup>(1)</sup>	Digital case temperature feedback	T <sub>CASE</sub> = 125 °C	-10	See CTRL <sup>(2)</sup>	10	°C
V <sub>CCUV_TH</sub>	V <sub>CC</sub> undervoltage threshold		-8%	8	+8%	V
V <sub>CCUV_HYS</sub>	V <sub>CC</sub> undervoltage threshold hysteresis			0.5		V
V <sub>CCOV_TH</sub>	V <sub>CC</sub> overvoltage threshold		-8%	25	+8%	V
V <sub>CCOV_HYS</sub>	V <sub>CC</sub> overvoltage threshold hysteresis			0.5		V
V <sub>OUT_THR</sub>	V <sub>OUT</sub> threshold for capacitive charging mode		-9%	3	+9%	V
		V <sub>CC</sub> = 16 V, T <sub>J</sub> = 85 °C,				
C <sub>max</sub>	Max. capacitive load	t <sub>Cmax</sub> = t_ccm_cycle,		10		mF
		ESR = $80 \text{ m}\Omega$				

- 1. Garanteed by characterization from 70 °C to 130 °C
- 2. Refer to the bit 12 and bit 13 in the CTRL register.

Figure 18. Switching characteristics



GADG200320230817GT

DS14483 - Rev 3 page 53/74



#### 7 ISO Pulse

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the VCC pin, is tested in accordance with ISO7637-2:2011(E) and ISO 16750-2:2010.

The related function performances status classification is shown in the Table 51. ISO 7637-2 - electrical transient conduction along supply line.

Test pulses are applied directly to DUT (device under test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, with external components, as shown in Figure 1.

"Status II" is defined in ISO 7637-1 Function Performed Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Table 51. ISO 7637-2 - electrical transient conduction along supply line

Test pulse 2011(E)	Test pulse severity level with status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance	
	Level	Us <sup>(1)</sup>	une			impedance	
1 <sup>(2)</sup>	III	-112 V	500 pulses	0.5 s	5 s	2 ms, 10 Ω	
2a <sup>(3)</sup>	III	+55 V	500 pulses	0.2 s	5 s	50 μs, 2 Ω	
3a	IV	-220 V	1 h	90 ms	100 ms	0.1 μs, 50 Ω	
3b	IV	+150 V	1 h	90 ms	100 ms	0.1 μs, 50 Ω	
4 <sup>(4)</sup>	IV	-7 V	1 pulse			100 ms, 0.01 Ω	
	Load dump according to ISO 16750-2:2010						
Test B <sup>(3)</sup>		+87 V	5 pulses	1 min		400 ms, 2 Ω	


- 1. US is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.
- 2. With -18 V external suppressor referred to ground (from -40  $^{\circ}\text{C}$  to 150  $^{\circ}\text{C}$ ).
- 3. With 35 V external suppressor referred to ground (-40 °C <  $T_J$  < 150 °C).
- 4. Test pulse in ISO 7637-2:2004(E).

DS14483 - Rev 3 page 54/74



# Application schematic

Figure 19. Application schematic



DS14483 - Rev 3 page 55/74



Table 52. Component values

Reference	Value	Comment
CV <sub>CC1</sub>	100 nF	Deltano valtano anilesa filtanina masuntad alasa ta 10
CV <sub>CC2</sub>	2.2 µF	Battery voltage spikes filtering mounted close to IC
Da	Suppressor 18-20 V	Negative transient protection for ISO pulse 1
D2	(for example SMA6F18AY)	Transil diode close to V <sub>CC</sub> pin
D3	Suppressor 33-36 V	Overvoltage protection for ISO pulse 2a
	(for example SMA6F33AY)	Overvoltage protection for 130 pulse 2a
R <sub>CSN</sub> , R <sub>SCK</sub> , R <sub>SDI</sub>	2.7 kΩ	Microcontroller protection during overvoltage and reverse polarity
C <sub>SPI</sub>	100 pF	Optional SPI frequency speed up capacitor
R <sub>SDO2</sub>	220 Ω	Microcontroller protection during overvoltage and reverse polarity
R <sub>SDO1</sub>	50 Ω	Optional
D1	BAT54	Microcontroller protection during overvoltage and reverse polarity
R <sub>EMX</sub> , R <sub>DIX</sub>	15 kΩ	Microcontroller protection during: overvoltage, reverse polarity, and loss of
R <sub>L_DIAGX</sub> , R <sub>LH</sub>	19 K77	GND
R <sub>PUX</sub>	4.7 kΩ	Pull-up resistor of open-drain active low diagnostic pins
DV.	330 Ω for $V_{DD}$ = 5 V	Desire India and offer
RV <sub>DD</sub>	150 Ω for V <sub>DD</sub> = 3.3 V	Device logic protection
C <sub>DD</sub>	1 nF	Capacitor acts as current source to charge MISO bus capacitance
R <sub>DD</sub>	100 Ω	Needed for ESD protection
C <sub>REG</sub>	100 nF	
R <sub>REG</sub>	120 Ω	
T1	BC847	VREG pin protection network
D5	BAT54	C <sub>REG</sub> dimension required to maintain RAM register content during ISO pulse 1a
R <sub>VREG</sub>	1 kΩ	1-2
R <sub>GPIO</sub>	4.7 kΩ	

DS14483 - Rev 3 page 56/74



# Maximum demagnetization energy (V<sub>CC</sub> = 16 V)

Figure 20. Maximum turn off current versus inductance





Figure 21. Maximum turn off energy versus inductance




DS14483 - Rev 3 page 57/74



# 10 Package and PCB thermal data

# 10.1 PQFN (7x8.5 mm) thermal data


Figure 22. PQFN (7x8.5 mm) PCB footprint, 2 cm<sup>2</sup> and 8 cm<sup>2</sup>




DS14483 - Rev 3 page 58/74




Figure 23. PQFN (7x8.5 mm) PCB 4 layers





Cu coverage on top layer: 90%

Cu on mid1 layer: full coverage



Cu on mid2 layer: full coverage

Cu coverage on bottom layer: 90%


DS14483 - Rev 3 page 59/74



Table 53. PCB properties

Dimension	Value
Board finish thickness	1.6 mm ±10%
Board dimension	77 mm x 86 mm
Board material	FR4
Cu thickness (top and bottom layers)	0.070 mm
Cu thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal vias diameter	0.3 mm ±0.08 mm
Cu thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm <sup>2</sup> or 8 cm <sup>2</sup>

Figure 24. R<sub>thJA</sub> vs PCB copper area in open box free air conditions



 $R_{thJA}$  on 4 layers PCB: 18 °C/W  $R_{thJB}$  on 4 layers PCB: 4.37 °C/W

DS14483 - Rev 3 page 60/74






Figure 25. PQFN (7x8.5 mm) thermal impedance junction ambient

 $Z_{th\bar{\delta}} = R_{th} \cdot \delta + Z_{tht_p} (1 - \delta)$ where  $\bar{\delta} = t_P/T$ 

Figure 26. Thermal fitting model

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

DS14483 - Rev 3 page 61/74



**Table 54. Thermal parameters** 

	Area/island (cm²)					
Thermal parameters	2 layers PCB			4 layers PCB		
	FP	2	8	4L		
R1 = R7 (°C/W)	0.15	0.15	0.15	0.15		
R2 = R8 (°C/W)	0.4	0.4	0.4	0.4		
R3 (°C/W)	5.35	4.75	4.55	3.75		
R4 (°C/W)	11	8	7.2	4		
R5 (°C/W)	16	15	12	4.2		
R6 (°C/W)	23	17.7	13.7	5.5		
C1 = C7 (W·s/°C)	4m	4m	4m	4m		
C2 = C8 (W·s/°C)	60m	60m	60m	60m		
C3 (W·s/°C)	0.1	0.1	0.1	0.1		
C4 (W·s/°C)	0.4	0.4	0.4	0.6		
C5 (W·s/°C)	1	2.4	2.4	4		
C6 (W·s/°C)	3.5	5	9	30		

DS14483 - Rev 3 page 62/74




# 11 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

### 11.1 PQFN 7x8.5 package information

Figure 27. PQFN 7x8.5 package outline



DM00824009\_2

DS14483 - Rev 3 page 63/74



Table 55. PQFN 7x8.5 mechanical data

O. web at	Millimeters				
Symbol	Min.	Тур.	Max.		
A	0.85	0.95	1.05		
A1	0.00		0.05		
A2	0.10				
A3		0.203 REF.			
bA1-16	0.25		0.35		
bD1-2	0.328		0.428		
C2	6.195		6.295		
D2		0.40 BSC			
E2	3.15		3.25		
F2	2.35		2.45		
G2	4.85		4.95		
H2		0.90 BSC			
L1	0.00		0.05		
L2		3.35 BSC			
L3	0.058		0.158		
M2		0.60 BSC			
N2	0.57		0.67		
D		7.00 BSC			
E		8.50 BSC			
a1		0.65 BSC			
a2	0.675		0.775		
e1		0.579 BSC			
e2		0.754 BSC			
LA1-16	0.475		0.575		
LD1-2	0.678		0.778		
L	0.475		0.575		
R1		0.15			
R2	0.03		0.07		

Table 56. PQFN 7x8.5 tolerance of form and position

Symbol	Millimeters
aaa	0.15
bbb	0.10
ccc	0.10
ddd	0.05
eee	0.08
fff	0.10

DS14483 - Rev 3 page 64/74



### 11.2 PQFN (7x8.5 mm) suggested footprint

Figure 28. PQFN (7x8.5 mm) suggested footprint

#### 11.3 PQFN (7x8.5 mm) marking information

Figure 29. PQFN (7x8.5 mm) marking information

Parts marked as '&' are not yet qualified and therefore not approved for use in production. STMicroelectronics is not responsible for any consequences resulting from such use. In no event will STMicroelectronics be liable for the customer using any of these engineering samples in production. STMicroelectronics's quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

DS14483 - Rev 3 page 65/74



# 12 Ordering information

#### Table 57. Order codes

Order code	Package	Package marking	Packaging
VNF9D1M5QTR	PQFN 7X8.5	VFD12VH89	Tape and reel

DS14483 - Rev 3 page 66/74



# **Revision history**

Table 58. Document revision history

Date	Revision	Changes
04-Dec-2023	1	Initial release.
		Updated Features and Description on cover page.
		Updated Table 24. ROM memory map, SOCR, OUTSRx, ITCNTSR, ADCISRx, ADCI2TSRx, ADCVSRx, ADCVBSR, and ADCVTSR.
		Updated Section 5.1.3: Registers, and Section 5.3.1: Status registers.
17-Feb-2025	2	Updated Table 36. DC characteristics, Table 38. Dynamic characteristics, Table 39. Digital timings, Table 40. Power section, Table 45. Protection, Table 46. ADC, Table 47. Protection and diagnostic (7 < $V_{CC}$ < 18 V), Table 48. Digital current sense (7 V < $V_{CC}$ < 18 V, $T_{J}$ = -40 °C to 150 °C), Table 49. STi²Fuse digital current sense (7 V < $V_{CC}$ < 18 V, $T_{J}$ = -40 °C to 150 °C), and Table 50. Digital monitoring (7 < $V_{CC}$ < 18 V).
		Added Section 8: Application schematic.
17-Nov-2025	3	Updated Section Cover image, Features, Description, Section 3.3, Section 3.4, ITCNTSR, ADCVTSR, Section 8, Section 9, Section 10; added Section 11.2 and Section 12.
		Updated Table 24, Table 34, Table 42, Table 44, Table 47.

DS14483 - Rev 3 page 67/74



# **Contents**

1	Bloc	ck diagram and pin description3							
2	Fund	ctional	descriptiondescription	5					
	2.1	Device	e interfaces	5					
	2.2	Operat	ting modes	5					
		2.2.1	Startup transition phase	7					
		2.2.2	Standby mode	7					
		2.2.3	Fail-safe mode	8					
		2.2.4	Normal mode	9					
		2.2.5	Pre-standby mode	10					
	2.3	Capac	itive charging mode	11					
3	Prote	ections	5	13					
	3.1	Therm	al case temperature monitoring and pre-warning	13					
	3.2	Junctio	on overtemperature (OT)	13					
	3.3	Overcu	urrent protection (I <sub>PEAK</sub> )	13					
	3.4	Electro	onic harness protection (STi²Fuse)	13					
4			nal description						
	4.1		ommunication						
	4.1	4.1.1	Signal description						
		4.1.2	Connecting to the SPI bus.						
		4.1.3	SPI mode						
	4.2		otocol						
		4.2.1	SDI, SDO format						
		4.2.2	Operating code definition						
		4.2.3	Special commands						
	4.3	Regist	er map						
		4.3.1	Global status byte description						
		4.3.2	RAM						
		4.3.3	ROM	25					
		4.3.4	SPI modes	25					
	4.4	Output	ts control	27					
	4.5	Contro	ol registers and Status registers	28					
		SOCR		28					
		CTRL.		30					
		ITCFG	CRx	32					
		OUTSF	Rx	33					

#### Contents



		ITCNTSR	34
		ADCISRx	35
		ADCI2TSRx	36
		ADCVSRx	37
		ADCVBSR	38
		ADCVTSR	39
5	Diag	gnostic	40
	5.1	Digital current sense diagnostic	40
		5.1.1 ADC characteristics	40
		5.1.2 ADC operating principle	40
		<b>5.1.3</b> Registers	41
		5.1.4 Asynchronous mode	42
	5.2	Integrated LP (progressive average) filter	42
	5.3	Digital diagnostic	43
		5.3.1 Status registers	43
	5.4	Open-load ON-state detection	43
	5.5	DIENSR (Direct Input Status bits in OUTSRx)	43
	5.6	Overtemperature	43
	5.7	I <sub>PEAK</sub> detection	43
	5.8	I <sup>2</sup> t status	43
6	Elec	ctrical specifications	44
	6.1	Absolute maximum ratings	44
	6.2	Thermal data	
	6.3	SPI electrical characteristics	45
	6.4	Electrical characteristics	
	6.5	ADC	
7	ISO	Pulse	
8		olication schematic	
9		ximum demagnetization energy (V <sub>CC</sub> = 16 V)	
10		kage and PCB thermal data	
	10.1	PQFN (7x8.5 mm) thermal data	
11		kage information	
	11.1	PQFN 7x8.5 package information	
	11.2	PQFN (7x8.5 mm) suggested footprint	
	11.3	PQFN (7x8.5 mm) marking information	
12	Orde	ering information	66



Revision history	/	7
	/	,.

DS14483 - Rev 3 page 70/74



# **List of tables**

Table 1.	Pin functionality description	
Table 2.	Operating modes	
Table 3.	Frame 1 (write CTRL 0x0000)	
Table 4.	Frame 1: read (ROM) 0x3F 0x	
Table 5.	Frame 1 (Write CTRL 0x4001)	
Table 6.	Frame 2 (Write CTRL 0x0801)	
Table 7.	Frame 1 (write CTRL 0x4800)–Normal mode to pre-standby mode	
Table 8.	Frame 2 (write CTRL 0x8001)–Normal mode to pre-standby mode	
Table 9.	Typical values of configurable I <sub>NOM</sub>	14
Table 10.	Typical values of configurable t <sub>NOM</sub>	14
Table 11.	SPI signal description	17
Table 12.	Command byte	
Table 13.	Input data byte 1	
Table 14.	Input data byte 2	
Table 15.	Global status byte	
Table 16.	Output data byte 1	
Table 17.	Output data byte 2	
Table 18.	Operating codes	
Table 19.	0xFF: SW_Reset	
Table 20.	Clear all status registers (RAM access).	
Table 21.	Global status byte (GSB)	
Table 22.	Global status byte description	
Table 23.	RAM memory map	
Table 24.	ROM memory map.	
Table 25.	SPI mode	
Table 26.	SPI burst read	
Table 27.	SPI data length	
Table 28.	SPI data consistency check.	
Table 29.	Write SOCR 0x01	
Table 30.	Registers	
Table 31.	Sampling mode	
Table 32.	Sampling mode configuration	
Table 33.	Status registers	
Table 34.	Absolute maximum ratings	
Table 35.	Thermal data	
Table 36.	DC characteristics	
Table 37.	AC characteristics (SDI, SCK, CSN, SDO)	
Table 37.	Dynamic characteristics	
Table 39.	Digital timings	
Table 40.	Power section	
Table 41.	Switching ( $V_{CC} = 13 \text{ V}$ )	
Table 41.		
	Logic inputs (DI <sub>0,1</sub> , EM <sub>0,1</sub> , LH pins)	
Table 43.	Fault diagnostic feedback (LATCH_DIAG0,1 pins)	
Table 44.	Voltage regulator (V <sub>REG</sub> )	
Table 45.	Protection	
Table 46.	ADC	
Table 47.	Protection and diagnostic (7 < V <sub>CC</sub> < 18 V)	
Table 48.	Digital current sense (7 V < $V_{CC}$ < 18 V, $T_{J}$ = -40 °C to 150 °C)	
Table 49.	STi <sup>2</sup> Fuse digital current sense (7 V < V <sub>CC</sub> < 18 V, T <sub>J</sub> = -40 °C to 150 °C)	52
Table 50.	Digital monitoring (7 < V <sub>CC</sub> < 18 V)	53
Table 51.	ISO 7637-2 - electrical transient conduction along supply line	
Table 52.	Component values	

### VNF9D1M2Q





Table 53.	PCB properties	60
Table 54.	Thermal parameters	62
Table 55.	PQFN 7x8.5 mechanical data	64
Table 56.	PQFN 7x8.5 tolerance of form and position	64
Table 57.	Order codes	66
Table 58.	Document revision history	67

DS14483 - Rev 3 page 72/74



# **List of figures**

Figure 1.	Block diagram	. 3
Figure 2.	Connection diagram (top-through view)	. 3
Figure 3.	Device state diagram	. 7
Figure 4.	Channel state diagram	12
Figure 5.	I²t staircase protection curve	15
Figure 6.	Lowest I <sub>NOM</sub> and t <sub>NOM</sub> configuration setting	15
Figure 7.	Highest I <sub>NOM</sub> and t <sub>NOM</sub> configuration setting	15
Figure 8.	I²t staircase protection curve	16
Figure 9.	Supported SPI mode	18
Figure 10.	Bus master and two devices in a normal configuration	18
Figure 11.	SPI write operation	20
Figure 12.	SPI read operation	21
Figure 13.	SPI read and clear operation	21
Figure 14.	SPI read device information	22
Figure 15.	ADC characteristics and error definition	40
Figure 16.	Conversion window generation	41
Figure 17.	SPI dynamic characteristics	48
Figure 18.	Switching characteristics	53
Figure 19.	Application schematic	55
Figure 20.	Maximum turn off current versus inductance	
Figure 21.	Maximum turn off energy versus inductance	57
Figure 22.	PQFN (7x8.5 mm) PCB footprint, 2 cm <sup>2</sup> and 8 cm <sup>2</sup>	58
Figure 23.	PQFN (7x8.5 mm) PCB 4 layers	59
Figure 24.	R <sub>thJA</sub> vs PCB copper area in open box free air conditions	60
Figure 25.	PQFN (7x8.5 mm) thermal impedance junction ambient	61
Figure 26.	Thermal fitting model	61
Figure 27.	PQFN 7x8.5 package outline	63
Figure 28.	PQFN (7x8.5 mm) suggested footprint	65
Figure 29.	PQFN (7x8.5 mm) marking information	65



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS14483 - Rev 3 page 74/74