


N-channel 600 V, 35 m Ω typ., 63 A MDmesh M6 Power MOSFET in a TO-247 package

TO-247



AM01476v1_tab



Maturity status link

STW68N60M6

Device summary				
Order code STW68N60M6				
Marking	68N60M6			
Package	TO-247			
Packing	Tube			

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STW68N60M6	600 V	41 mΩ	63 A

- Reduced switching losses
- Lower R_{DS(on)} per area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- · Zener-protected

Applications

- Switching applications
- LLC converters
- Boost PFC converters

Description

The new MDmesh M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
1-	Drain current (continuous) at T _C = 25 °C	63	Α
Ι _D	Drain current (continuous) at T _C = 100 °C	40	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	252	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	390	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/IIS
T _{stg}	Storage temperature range	-55 to 150	°C
T_J	Operating junction temperature range	-55 to 150	

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 63~A$, $di/dt \le 400~A/\mu s$, $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400~V$
- 3. $V_{DD} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.32	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	7.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1100	mJ

DS12066 - Rev 3 page 2/12

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V
	7	V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS}	Zero-gate voltage drain current	V _{GS} = 0 V,			100	μA
		V_{DS} = 600 V, T_{C} = 125 °C ⁽¹⁾			100	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source	V _{GS} = 10 V, I _D = 31.5 A		35	41	mΩ
(DS(on)	on-resistance	VGS 10 V, ID 01.070		33	71	11152

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4360	-	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 100 V, f = 1	-	235	-	pF
C _{rss}	Reverse transfer capacitance		-	13	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 480 V	-	713	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz open drain	-	1.6	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 63 A,	-	106	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	29	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	51	-	nC

^{1.} $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d (on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 30 A,	-	42	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	28	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times	-	130	-	ns
t _f	Fall time	and Figure 18. Switching time waveform)	-	8	-	ns

DS12066 - Rev 3 page 3/12



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		63	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		252	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 63 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 63 A, di/dt = 100 A/µs,	-	308		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 15. Test circuit for	-	4.3		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times)	-	26		Α
t _{rr}	Reverse recovery time	I _{SD} = 63 A, di/dt = 100 A/µs,	-	504		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C	-	10.8		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	38		А

^{1.} Pulse width is limited by safe operating area.

DS12066 - Rev 3 page 4/12

^{2.} Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.



2.1 Electrical characteristics (curves)




Figure 2. Thermal impedance

K
8=0.5

0.2

0.1

0.05

2th=k * RthJC
0=tp/r

10⁻²

10⁻⁴


10⁻³


10⁻²


10⁻¹

t_p(s)

Figure 3. Output characteristics GADG210320171544OCH I_D (A) V_{GS} =10 V V_{GS} =9 V 180 V_{GS} =8 V 150 120 V_{GS} =7 V 90 60 V_{GS} =6 V30 $\overrightarrow{V}_{DS}(V)$ 10







DS12066 - Rev 3 page 5/12



Figure 7. Capacitance variations




Figure 8. Normalized gate threshold vs. temperature




Figure 9. Normalized on-resistance vs. temperature




Figure 10. Normalized $V_{(BR)DSS}$ vs. temperature




Figure 11. Output capacitance stored energy





Figure 12. Source-drain diode forward characteristics



DS12066 - Rev 3 page 6/12



3 Test circuits




Figure 14. Test circuit for gate charge behavior

OV_{DD}

RL

1_G = CONST


100 Ω

D.U.T.

47 kΩ

AM01469v10

Figure 15. Test circuit for inductive load switching and diode recovery times



AM01470v1

D.U.T.

Figure 16. Unclamped inductive load test circuit

AM01471v1

Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12066 - Rev 3 page 7/12




4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325_11

DS12066 - Rev 3 page 8/12



Table 8. TO-247 package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
A2		1.27	
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

DS12066 - Rev 3 page 9/12



Revision history

Table 9. Document revision history

Date	Revision	Changes
27-Mar-2017	1	First release.
05-Nov-2018	2	Removed maturity status indication from cover page. The document status is production data. Modified Table 1. Absolute maximum ratings, Table 5. Dynamic and Table 7. Source-drain diode Modified Figure 1. Safe operating area, Figure 3. Output characteristics, Figure 4. Transfer characteristics, Figure 5. Gate charge vs gate-source voltage, Figure 6. Static drain-source on- resistance, Figure 7. Capacitance variations, Figure 8. Normalized gate threshold vs. temperature, Figure 9. Normalized on-resistance vs. temperature, Figure 10. Normalized V(BR)DSS vs temperature and Figure 12. Source-drain diode forward characteristics. Minor text changes.
01-Dec-2025	3	Updated Section 4: Package information. Minor text changes.

DS12066 - Rev 3 page 10/12





Contents

1	Elec	ctrical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	t circuits	7
4	Pac	kage information	8
	4.1	TO-247 package information	8
Rev	ision	history	10



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS12066 - Rev 3 page 12/12