


### Rad-Hard 2 x 40 A - 150 V Schottky rectifier in SMD.5 package



3

SMD.5

Terminals 1 and 2: Anode Terminals 3: cathode Top lid unconnected

# Product status link STPS80A150CHR

Product summary					
I <sub>F(AV)</sub>	2 x 40 A				
V <sub>RRM</sub>	150 V				
T <sub>j</sub> (max)	175 °C				
V <sub>F(max)</sub> at 2 x 40 A / 125 °C	0.88 V				

#### **Features**

Forward current: 2 x 40 A

Repetitive peak reverse voltage: 150 V

Low forward voltage drop: 0.88 V max. at 2 x 40 A and 125 °C

dV/dt up to 10 kV/µs

Monolithic dual die - common cathode

· Ceramic hermetic package

TID and SEE characterized

Package mass: 1 g

ESCC qualified: 5106/023

#### **Description**

The STPS80A150CHR is packaged and screened to comply with the ESCC5000 specification for Rad-Hard products. It is a dual monolithic Schottky rectifier assembled in an SMD.5 hermetic package and characterized in total dose at high dose rate and in single event effect to be used in aerospace applications.

The complete ESCC specification for this device is available from the European Space Agency web site. ST guarantees full compliance of qualified parts with the ESCC detailed specification.



#### 1 Characteristics

#### 1.1 Absolute maximum ratings


The absolute maximum ratings are limiting values at 25°C, per diode unless otherwise notified. Values provided in Table 1 shall not be exceeded at any time during use or storage

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>RRM</sub>	Repetitive peak reverse voltage	150	V
V <sub>RWM</sub> <sup>(1)</sup>	Working peak reverse voltage	150	V
I <sub>O</sub> <sup>(2)</sup>	Average output rectified current per diode per package	40 80	A
I <sub>FSM</sub>	Forward surge current	190	Α
dV/dt <sup>(3)</sup>	Reverse voltage maximum rise rate (4)	10	kV/µs
T <sub>op</sub>	Operating temperature range (case temperature)	-65 to +175	°C
T <sub>j</sub> <sup>(5)</sup>	Maximum junction temperature	+175	°C
T <sub>stg</sub>	Storage temperature range	-65 to +175	°C
T <sub>sol</sub> <sup>(6)</sup>	Soldering temperature	+245	°C
ESD	Electrostatic discharge - air discharge - Human body model - class 3	8	kV

- 1. See Figure 1.
- 2. Per diode: at T<sub>case</sub> > +33.5 °C, derate linearly to 0 A at +175 °C. Per package: at T<sub>case</sub> > -8 °C, derate linearly to 0 at +175 °C.
- 3. Evaluated by characterization. Tested in production at 25 °C on 5 parts per wafer lot.
- 4.  $V_{RRM}$  from stationary no-conduction state to  $V_{RRM} < V_{RRM}$  max
- 5.  $(dP_{tot}/dT_j) < (1/R_{th(j-a)})$  condition to avoid thermal runaway for a diode on its own heatsink.
- 6. Duration 5 seconds maximum with at least 3 minutes between consecutive temperature peaks.

Figure 1. V<sub>RRM</sub> and V<sub>RWM</sub> definition with their waveform



DS13383 - Rev 5 page 2/12



#### 1.2 Thermal parameters

**Table 2. Thermal parameters** 

Symbol	Parameter	Typ. value	Max. value	Unit	
P.,	Thermal registance impation to eace(1)	Per diode	-	3.4	°C/W
R <sub>th(j-c)</sub>	Thermal resistance, junction to case <sup>(1)</sup>	Per package	-	2.2	C/VV

<sup>1.</sup> When only one diode is used, the dissipation is made from a part of the die, hence to a higher thermal resistance.

#### 1.3 Electrical characteristics

Limiting value per diodes, unless otherwise specified.

Table 3. Static electrical characteristics

Symbol	Parameter	Parameter MIL-STD-750 test Test conditions					Max.	Unit
I <sub>R</sub> <sup>(1)</sup>	Reverse leakage current	4016	DC method, V <sub>R</sub> = 150 V	T <sub>j</sub> = 25 °C	-		14	μΑ
'R'	Neverse leakage current	4010	Do metriou, vR = 130 v	T <sub>j</sub> = 125 °C	-	2.0	8	mA
				T <sub>j</sub> = -55 °C	-	1.27	1.44	
			I <sub>F</sub> = 20 A I <sub>F</sub> = 30 A	T <sub>j</sub> = 25 °C	-	0.85	0.93	
				T <sub>j</sub> = 125 °C	-	0.70	0.78	
				T <sub>j</sub> = -55 °C	-	1.65	1.87	
V <sub>F1</sub> (2)(1)	Forward voltage drop	4011		T <sub>j</sub> = 25 °C	-	0.90	0.99	V
				T <sub>j</sub> = 125 °C	-	0.76	0.83	
				T <sub>j</sub> = -55 °C	-	2.05	2.33	
			I <sub>F</sub> = 40 A	T <sub>j</sub> = 25 °C	-	0.95	1.04	
				T <sub>j</sub> = 125 °C	-	0.81	0.88	

 <sup>1. 100%</sup> tested at 25°C. Compliance with the 125 °C specification is supported by simulation, characterization and, as per STMicroelectronics wafer lot acceptance procedure, by sampling on 5 parts per wafer lot, with an acceptance criteria of 0. In case of fail, a 100% test is performed.

Table 4. Dynamic electrical characteristics

Symbol	Parameter	MIL-STD-750 test method	Test conditions			Тур.	Max.	Unit	
C <sup>(1)</sup>	Junction capacitance	4001	V <sub>R</sub> = 10 V, F = 1 MHz	T <sub>case</sub> = 25 °C	-	237	310	pF	

Compliance with the specification is supported by simulation, characterization and, as per STMicroelectronics wafer lot acceptance procedure, by sampling on 5 parts per wafer lot, with an acceptance criteria of 0. In case of fail, a 100% test is performed.

DS13383 - Rev 5 page 3/12

<sup>2.</sup> Pulse width 680 µs, duty cycle ≤ 2%





#### 1.4 Characteristics (curves)




Figure 3. Forward voltage drop versus forward current (typical values, per diode)

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100.0

100

| I<sub>R</sub>(μA) | I<sub>E+03</sub> | I<sub>E+04</sub> | I<sub>E+04</sub> | I<sub>E+05</sub> | I<sub>E+06</sub> | I<sub>E+07</sub> | I<sub>E+07</sub> | I<sub>E+08</sub> | I<sub>E+08</sub> | I<sub>E+08</sub> | I<sub>E+09</sub> | I<sub></sub>





Figure 6. Junction capacitance versus reverse voltage (typical values, per diode)



DS13383 - Rev 5 page 4/12



#### 2 Radiation

The technology of the STMicroelectronics Rad-Hard rectifier's diodes is intrinsically highly resistant to radiative environments.

The product radiation hardness assurance is supported by a total ionisation dose (TID) test at high dose rate and a single effect event (SEE) characterization.

#### 2.1 Total dose radiation (TID) testing

The part has been characterized in total ionizing dose at high dose rate on 12 parts packaged in SMD.5, 4 parts unbiased, 4 parts reverse biased and 4 parts forward biased. All parts were from the same wafer lot.

The irradiation has been done according to the ESCC 22900 specification, standard window.

Both pre-irradiation and post-irradiation performances have been tested using the same circuitry and test conditions for a direct comparison can be done ( $T_{amb}$  = 22 ±3 °C unless otherwise specified).

The following parameters were measured:

- Before irradiation
- After irradiation at final dose 3 Mrad (Si)
- After 168 hrs at room temperature
- after 168 hrs at 100 °C anneal

Based on this characterization, the device is deemed able to sustain 3 Mrad(Si) while maintaining all its parameters within its specifications.

DS13383 - Rev 5 page 5/12



#### 2.2 Single event effect

The Single Event Effect (SEE) relevant to power rectifiers are characterized, i.e. the Single Event Burnout (SEB). The tests are performed as per ESCC 25100, each one on 3 pieces from 1 wafer at room temperature. The accept/reject criteria are:

- SEB (Destructive mode):
  - The diode is reverse biased during irradiation. The test is stopped as soon as a SEB occurs or when the reverse leakage current is above the specification or when the overall fluency on the component reaches 1E7 cm<sup>2</sup>.
- Post irradiation stress test (PIST):
  - After the irradiation, a stress is applied to the diode in order to reveal any latent damage on the irradiated devices.

The reverse voltage value is increased from 0 V to 100% of  $V_R$ max. and then decreased from 100% of the  $V_R$ max. to 0 V. At each step, the reverse leakage current value is measured.

Table 5. Radiation hardness assurance summary

Туре	Conditions	Result
Total ionisation dose	High dose rate 4 reverse biased + 4 forward biased + 4 unbiased	Immune up to 3 Mrad(Si)
Single effect burnout	LET : 62.5 MeV.cm²/mg: V <sub>r</sub> ≤ 100% V <sub>RRM</sub>	No burnout
PIST	LET : 62.5 MeV.cm <sup>2</sup> /mg: • $V_r \le 85\% \ V_{RRM}$ • $V_r \le 55\% \ V_{RRM}$ LET : 32.4 MeV.cm <sup>2</sup> /mg: $V_r \le 100\% \ V_{RRM}$	Part functional <sup>(1)</sup> Part fully compliant to specification Part fully compliant to specification

<sup>1.</sup>  $I_r$  gets above its max specification during the test without recovery.

DS13383 - Rev 5 page 6/12




### 3 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 3.1 SMD.5 package information

The top metallic lid is not connected to any part of the die nor any terminal of the package.

Figure 7. Surface mount SMD.5 package outline (3-terminal)



7386434\_7

Table 6. SMD.5 package mechanical data

Cymbala		Dimensions (mm)	Di	mensions (inch	es)	
Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.
А	2.84		3.30	0.112		0.130
A1	0.25	0.38	0.51	0.010	0.015	0.020
b	7.13	7.26	7.39	0.281	0.286	0.291
b1	5.58	5.72	5.84	0.220	0.225	0.230
b2 <sup>(1)</sup>	2.28	2.41	2.54	0.090	0.095	0.100
b3	2.92	3.05	3.18	0.115	0.120	0.125
D	10.03	10.16	10.28	0.395	0.400	0.405
D1	0.76			0.030		
E	7.39	7.52	7.64	0.291	0.296	0.301
е		1.91 BSC			0.075	

1. 2 locations

DS13383 - Rev 5 page 7/12



## 4 Ordering information

**Table 7. Ordering information** 

Order codes	ESCC detail specification	Quality level	Package	Lead finishing	Product marking	Mass	Base qty.	Packing
STPS80A150CS1	-	Design model		Gold	STPS80A150CS1			
STPS80A150CSG	5106/023/01	Flight model	SMD.5	Gold	510602301	1 g	20	Strip pack
STPS80A150CST	5106/023/05	Flight model		Solder dip	510602305			

Note: Contact ST sales office for information about the specific conditions for products in die form.

DS13383 - Rev 5 page 8/12



### 5 Other information

SN

### 5.1 Traceability information

Figure 8. Product marking outline, flight model top view

ST Date code

PM

**FR** 

Figure 9. Product marking outline, engineering model top view

ST Date code

PM

FR

**Table 8. Product marking description** 

Field	Model	Description
ST	Engineering and flight	Standard ST logo
PM	Engineering	Product part number
FIVI	Flight	ESCC part number
Date code	Engineering	3yywwN <sup>(1)</sup>
Date code	Flight	yywwN <sup>(2)</sup>
SN	Flight	Serialization number
ESA	Flight	ESA logo
FR	Engineering and flight	Country of origin

<sup>1.</sup> yy= year; ww = week; N = alfa-numeric digit for lot of week; 3 = EM type

**ESA** 

Note: Black dot marks terminal 1 position underneath.

DS13383 - Rev 5 page 9/12

<sup>2.</sup> yy= year; ww = week; N = alfa-numeric digit for lot of week



### 5.2 Packing information

Figure 10. Strip pack view, label side




Table 9. Strip pack dimension data

	Strip pack typical dimension (mm)													
A0	В0	С	D	E1	E2	F	G	K1	K2	K3	L1	L2	Т	W
7.80	10.40	400.00	18.20	9.50	10.00	8.10	12.00	5.00	3.30	5.00	8.60	8.30	39.20	70.00

#### 5.3 Documentation

In the Table 10 is a summary of the documentation provided with each type of products. Further quality information on engineering model product is also available in the technical note TN1181.

Table 10. Documentation provided for each type of product

Quality level	Documentation
Engineering model	Certificate of conformance including:  Customer name  Customer purchase order number  ST sales order number and item  ST commercial product code  Quantity delivered  Date code  Reference data sheet  Reference to TN1181 on engineering models  ST Rennes assembly lot ID number
Flight model	Certificate of conformance including:  Customer name  Customer purchase order number  ST sales order number and item  ST commercial product code  Quantity delivered  Date code  Serial numbers  Wafer diffusion plant location and wafer size  Wafer diffusion lot ID number and wafer ID number  Reference of the applicable ESCC qualification maintenance lot  Reference to the ESCC detail specification  ST Rennes assembly lot ID number

DS13383 - Rev 5 page 10/12



### **Revision history**

**Table 11. Document revision history** 

Date	Revision	Changes
26-Jun-2020	1	First issue.
20-Oct-2020	2	Updated Table 8.
06-Dec-2021	3	Updated Table 1 and Table 8. Added Figure 1.
19-Jul-2024	4	Updated Features, Description, Table 1, Figure 1, Section 2.2: Single event effect, Table 7, Section 5.1: Traceability information, and Section 5.3: Documentation. Added Section 5.2: Packing information. Minor text changes.
25-Nov-2025	5	Updated Section Features, and Table 7.

DS13383 - Rev 5 page 11/12



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS13383 - Rev 5 page 12/12