



N-channel 250 V, 14.5 mΩ typ., 85 A MDmesh M9 Power MOSFET in a TO-LL package



Features

Order code	V_{DS}	$R_{DS(on)}$ max.	I_D
STO25N019M9	250 V	19 mΩ	85 A

- Excellent switching performance thanks to the extra driving source pin
- Higher dv/dt capability
- Very low FOM ($R_{DS(on)} \cdot Q_g$)
- 100% avalanche tested

Application

- AC-DC converters
- DC-DC converters
- Microinverter

Description

This N-channel Power MOSFET is based on the most innovative super-junction MDmesh M9 technology, suitable for medium/high voltage MOSFETs featuring very low $R_{DS(on)}$ per area. The silicon based M9 technology benefits from a multi-drain manufacturing process which allows an enhanced device structure. The resulting product has one of the lower on-resistance and reduced gate charge values, among all silicon based fast switching super-junction Power MOSFETs, making it particularly suitable for applications that require superior power density and outstanding efficiency.

Product status link

[STO25N019M9](#)

Product summary

Order code	STO25N019M9
Marking	25N019M9
Package	TO-LL
Packing	Tape and reel

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	250	V
V_{GS}	Gate-source voltage	± 30	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	85	A
	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	54	
$I_{DM}^{(2)}$	Drain current (pulsed)	371	A
P_{TOT}	Total power dissipation at $T_C = 25\text{ }^\circ\text{C}$	313	W
$dv/dt^{(3)}$	Peak diode recovery voltage slope	50	V/ns
$di/dt^{(3)}$	Peak diode recovery current slope	900	A/ μ s
$dv/dt^{(4)}$	MOSFET dv/dt ruggedness	120	V/ns
T_{stg}	Storage temperature range	-55 to 150	$^\circ\text{C}$
T_J	Operating junction temperature range		$^\circ\text{C}$

1. Referred to TO247 long leads.
2. Pulse width is limited by safe operating area.
3. $I_{SD} \leq 42.5\text{ A}$, $V_{DS}(\text{peak}) < V_{(BR)DSS}$, $V_{DD} = 100\text{ V}$.
4. $V_{DS}(\text{peak}) < V_{(BR)DSS}$, $V_{DD} = 100\text{ V}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	0.4	$^\circ\text{C/W}$
R_{thJA}	Thermal resistance, junction-to-ambient ⁽¹⁾	43	$^\circ\text{C/W}$
	Thermal resistance, junction-to-ambient ⁽²⁾	22	$^\circ\text{C/W}$

1. When mounted on a standard 1 inch² area of FR-4 PCB with 2-oz copper.
2. When mounted on 40x40 mm area of FR-4 PCB with 2-oz copper.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T_J max.)	8	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25\text{ }^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 100\text{ V}$)	1.5	J

2 Electrical characteristics

$T_C = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

Table 4. On-/off-states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$, $I_D = 1\text{ mA}$	250	-	-	V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$, $V_{DS} = 250\text{ V}$	-	-	1	μA
		$V_{GS} = 0\text{ V}$, $V_{DS} = 250\text{ V}$, $T_C = 125\text{ }^{\circ}\text{C}^{(1)}$	-	-	200	
I_{GSS}	Gate-body leakage current	$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 25\text{ V}$	-	-	± 100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$	3.2	3.7	4.2	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}$, $I_D = 42.5\text{ A}$	-	14.5	19	m Ω

1. Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 100\text{ V}$, $f = 250\text{ kHz}$, $V_{GS} = 0\text{ V}$	-	4500	-	pF
C_{oss}	Output capacitance		-	250	-	pF
$C_{oss\text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0\text{ to }250\text{ V}$, $V_{GS} = 0\text{ V}$	-	1850	-	pF
R_g	Intrinsic gate resistance	$f = 250\text{ kHz}$, open drain	-	0.8	-	Ω
Q_g	Total gate charge	$V_{DD} = 100\text{ V}$, $I_D = 42.5\text{ A}$, $V_{GS} = 0\text{ to }10\text{ V}$ (see the Figure 14. Test circuit for gate charge behavior)	-	78	-	nC
Q_{gs}	Gate-source charge		-	26	-	nC
Q_{gd}	Gate-drain charge		-	30	-	nC

1. $C_{oss\text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to stated value.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 100\text{ V}$, $I_D = 42.5\text{ A}$, $R_G = 4.7\text{ }\Omega$, $V_{GS} = 10\text{ V}$	-	25	-	ns
t_r	Rise time		-	4.5	-	ns
$t_{d(off)}$	Turn-off delay time	(see the Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	60	-	ns
t_f	Fall time		-	12	-	ns

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}^{(1)}$	Source-drain current		-	-	85	A
$I_{SDM}^{(2)}$	Source-drain current (pulsed)		-	-	371	A
$V_{SD}^{(3)}$	Forward on voltage	$I_{SD} = 85\text{ A}$, $V_{GS} = 0\text{ V}$	-	-	1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 85\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD} = 100\text{ V}$	-	131	-	ns
Q_{rr}	Reverse recovery charge		-	0.8	-	μC
I_{RRM}	Reverse recovery current	(see the Figure 15. Test circuit for inductive load switching and diode recovery times)	-	12	-	A
t_{rr}	Reverse recovery time	$I_{SD} = 85\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD} = 100\text{ V}$, $T_J = 150\text{ }^\circ\text{C}$	-	170	-	ns
Q_{rr}	Reverse recovery charge		-	1.4	-	μC
I_{RRM}	Reverse recovery current	(see the Figure 15. Test circuit for inductive load switching and diode recovery times)	-	16	-	A

1. Referred to TO247 long leads.
2. Pulse width is limited by safe operating area.
3. Pulsed: pulse duration = 300 μs , duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Maximum transient thermal impedance




Figure 3. Typical output characteristics




Figure 4. Typical transfer characteristics




Figure 5. Typical gate charge characteristics




Figure 6. Typical capacitance characteristics












Figure 7. Typical drain-source on-resistance

Figure 8. Normalized on-resistance vs temperature

Figure 9. Normalized gate threshold vs temperature

Figure 10. Normalized breakdown voltage vs temperature

Figure 11. Typical reverse diode forward characteristics

Figure 12. Typical output capacitance stored energy



3 Test circuits

Figure 13. Test circuit for resistive load switching times



AM15855v1

Figure 14. Test circuit for gate charge behavior



GPD191120241113SA

Figure 15. Test circuit for inductive load switching and diode recovery times



AM15857v1

Figure 16. Unclamped inductive load test circuit


AM15858v1

Figure 17. Unclamped inductive waveform


AM01472v1

Figure 18. Switching time waveform



AM01473v1

4 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-LL package information

Figure 19. TO-LL package outline



DM00276569_Rev_10

Table 8. TO-LL package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20	2.30	2.40
b	0.60	0.80	0.90
b1	9.70	9.80	9.90
b2	0.20		0.50
c	0.40	0.50	0.60
D	10.28	10.43	10.58
D1	3.15	3.30	3.45
E	9.70	9.90	10.10
E1	9.31	9.46	9.61
E2	8.35	8.50	8.65
e	1.10	1.20	1.30
H	11.48	11.73	11.88
H1	7.00	7.15	7.30
H2	3.34	3.59	3.84
H3	3.11	3.26	3.41
K	4.03	4.18	4.33
K1	2.85	2.95	3.05
L	1.45	1.60	1.75
L1	0.55	0.70	0.85
L2	0.45	0.60	0.75
L3	1.00	1.15	1.30
L4	0.05		0.40

Technical drawing of a mechanical part, showing a cross-section (hatched area) and a side view (unhatched area). The drawing includes the following dimensions:

- Overall width: 10.10
- Overall height: 1.60
- Top flange width: 0.70
- Internal width: 9.70
- Internal height: 2.77
- Bottom flange width: 2.50
- Bottom flange height: 0.85 (x8)
- Internal height (excluding bottom flange): 2.70
- Internal width (excluding bottom flange): 6.85
- Internal height (excluding bottom flange and top flange): 3.73
- Internal width (excluding bottom flange and top flange): 0.35 (x7)

The cross-section is labeled with numbers 1 through 8, indicating different features or materials.

page 10/15

4.2 TO-LL packing information

Figure 21. Carrier tape outline and dimensions




Figure 22. Reel outline and dimensions





Figure 23. TO-LL orientation in tape pocket



Revision history

Table 9. Document revision history

Date	Revision	Changes
12-Jul-2024	1	First release.
25-Oct-2024	2	Updated title, <i>Features</i> and <i>Application</i> in cover page. Minor text changes.
11-Dec-2024	3	Updated <i>Table 1. Absolute maximum ratings</i> . Updated <i>Table 5. Dynamic</i> . Updated <i>Figure 2. Maximum transient thermal impedance</i> , <i>Figure 5. Typical gate charge characteristics</i> and <i>Figure 6. Typical capacitance characteristics</i> . Updated <i>Section 3: Test circuits</i> . Minor text changes.
23-Jul-2026	4	Updated <i>Section 1: Electrical ratings</i> , <i>Section 2: Electrical characteristics</i> , <i>Section 2.1: Electrical characteristics (curves)</i> and <i>Section 4: Package information</i> . Minor text changes.

Contents

1	Electrical ratings	2
2	Electrical characteristics	3
2.1	Electrical characteristics (curves)	5
3	Test circuits	7
4	Package information	8
4.1	TO-LL package information	8
4.2	TO-LL packing information	11
	Revision history	13

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved