12 A

PTOT

250 W



Automotive-grade N-channel 1200 V, 0.62 Ω typ., 12 A, MDmesh K5 Power MOSFET in an H²PAK-2 package

V_{DS}

1200 V


R_{DS(on)} max.

0.69 Ω

Features



H²PAK-2



•	AEC-Q101 qualified

Order code

STH13N120K5-2AG

- Very low FoM (figure of merit)
- · Ultra-low gate charge
- 100% avalanche tested

Applications

· Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.



Product status link

Product summary ⁽¹⁾					
Order code STH13N120K5-2AG					
Marking	13N120K5				
Package	H²PAK-2				
Packing	Tape and reel				

STH13N120K5-2AG

 HTRB test was performed at 80% of V_{(BR)DSS} according to AEC-Q101 rev. C. All other tests were performed according to AEC-Q101 rev. D.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±30	V
1-	Drain current (continuous) at T _C = 25 °C	12	Α
I _D	Drain current (continuous) at T _C = 100 °C	7.6	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	48	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	250	W
I _{AR} (2)	Maximum current during repetitive or single-pulse avalanche	4	Α
E _{AS} (3)	Single-pulse avalanche energy	215	mJ
dv/dt (4)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽⁵⁾	MOSFET dv/dt ruggedness	50	V/ns
TJ	Operating junction temperature range	-55 to 150	°C
T _{stg}	Storage temperature range	-55 (0 150	

- 1. Pulse width limited by safe operating area.
- 2. Pulse width limited by T_J max.
- 3. Starting $T_J = 25 \,^{\circ}\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50 \,^{\circ}\text{V}$.
- 4. $I_{SD} \le 12$ A, $di/dt \le 100$ A/ μ s, V_{DS} (peak) $\le V_{(BR)DSS}$.
- 5. $V_{DS} \le 960 \text{ V}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.5	°C/W
R _{thJA} (1)	Thermal resistance, junction-to-ambient	30	°C/W

1. When mounted on a standard 1 inch² area of FR-4 PCB with 2-oz copper.

DS12917 - Rev 6 page 2/14



2 Electrical characteristics

 $(T_C = 25 \, ^{\circ}C \text{ unless otherwise specified}).$

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	1200			V
I	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 1200 V			1	μA
I _{DSS}		V _{GS} = 0 V, V _{DS} = 1200 V, T _C = 125 °C ⁽¹⁾			50	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 6 A		0.62	0.69	Ω

^{1.} Specified by design, not tested in production.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1370	-	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 100 V, f = 1 MHz	-	110	-	pF
C _{rss}	Reverse transfer capacitance		-	0.6	-	pF
C _{o(tr)} ⁽¹⁾	Time-related equivalent capacitance	V _{GS} = 0 V, V _{DS} = 0 to 960 V	-	128	-	pF
C _{o(er)} ⁽²⁾	Energy-related equivalent capacitance	VGS - 0 V, VDS - 0 10 300 V	-	42	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	3	-	Ω
Qg	Total gate charge	V _{DD} = 960 V, I _D = 12 A, V _{GS} = 0 to 10 V	-	44.2	-	nC
Q _{gs}	Gate-source charge	(see Figure 15. Test circuit for gate charge behavior)	-	7.3	-	nC
Q _{gd}	Gate-drain charge		-	30	-	nC

^{1.} Time-related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 600 V, I _D = 6 A,	-	23	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	11	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 14. Test circuit for resistive load switching times and	-	68.5	-	ns
t _f	Fall time	Figure 19. Switching time waveform)	-	18.5	-	ns

DS12917 - Rev 6 page 3/14

^{2.} Energy-related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		12	Α
I _{SDM}	Source-drain current (pulsed)		-		48	Α
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	630		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	12.6		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	40		А
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	892		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	15.6		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	35		A

^{1.} Pulsed: pulse duration = 300µs, duty cycle 1.5%

DS12917 - Rev 6 page 4/14





2.1 Electrical characteristics (curves)


Figure 1. Safe operating area GADG080220191517SOA Ι_D (A) Operation in this area is limited by RDS(on) 10¹ 100 t_p = 10 μs $t_p = 100 \, \mu s$ Single pulse 10-T , ≤ 150 °C $t_p = 1 \text{ ms}$ $T_c = 25^{\circ}C$ t_p = 10 ms 10-2 $\overline{V}_{DS}(V)$ 100 10¹ 10² 10³ 10-1

Figure 2. Normalized transient thermal impedance $\begin{array}{c} K \\ \hline 0.2 \\ \hline 0.1 \\ \hline 0.05 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.05 \\ \hline 0.01 \\ \hline 0.05 \\ \hline 0.01 \\ \hline 0.05 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.02 \\ 0.02 \\ \hline 0.02 \\ 0.02 \\ \hline 0.02 \\ 0.02 \\ \hline 0.0$

Figure 3. Typical output characteristics GIPD300320151056MT ID(A) Vgs=9, 10V 8V 20 15 7V 10 5 6V 0 10 15 V_{DS}(V) 5 0







DS12917 - Rev 6 page 5/14



Figure 7. Typical capacitance characteristics




Figure 8. Typical output capacitance stored energy




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized on-resistance vs temperature




Figure 11. Normalized breakdown voltage vs temperature






Figure 12. Typical reverse diode forward characteristics



DS12917 - Rev 6 page 6/14





DS12917 - Rev 6 page 7/14



3 Test circuits


Figure 14. Test circuit for resistive load switching times

 $V_{GS} = CONST = 100 \Omega$ $V_{GS} = V_{GS} = V_{GS}$ $V_{GS} = V_{$

Figure 15. Test circuit for gate charge behavior

Figure 16. Test circuit for inductive load switching and diode recovery times

AM01468v1






Figure 18. Unclamped inductive waveform





Figure 19. Switching time waveform



DS12917 - Rev 6 page 8/14





4 Package information


To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.


4.1 H²PAK-2 package information

Figure 20. H²PAK-2 package outline









8159712_10


DS12917 - Rev 6 page 9/14



Table 7. H²PAK-2 package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
D	8.95		9.35
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
F2	1.14		1.70
Н	10.00		10.40
H1	7.40	-	7.80
J1	2.49		2.69
L	15.30		15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.50		1.70
M	2.60		2.90
R	0.20		0.60
V	0°		8°

Figure 21. H²PAK-2 recommended footprint



8159712_10


Note: Dimensions are in mm.

DS12917 - Rev 6 page 10/14



4.2 H²PAK-2 packing information

Figure 22. H²PAK-2 tape drawing (dimensions are in mm)



DM01095771_2

DS12917 - Rev 6 page 11/14



Revision history

Table 8. Document revision history

Date	Version	Changes
14-Feb-2019	1	First release.
10-Sep-2019	2	Updated title and features in cover page. Updated Section 1 Electrical ratings, Section 2 Electrical characteristics and Section 2.1 Electrical characteristics (curves). Minor text changes.
23-Oct-2019	3	Modified Table 1. Absolute maximum ratings, Table 2. Thermal data, Table 3. On/off states, Table 4. Dynamic, Table 5. Switching times and Table 6. Source-drain diode. Modified Section 2.1 Electrical characteristics (curves).
11-Mar-2020	4	Updated device summary in cover page.
16-Jun-2020	5	Updated Section 4 Package information.
22-Aug-2025	6	Updated Section 4: Package information. Minor text changes.

DS12917 - Rev 6 page 12/14





Contents

1	Electrical ratings						
2		etrical characteristics					
	2.1	Electrical characteristics (curves)	5				
3	Test	circuits	8				
4	Pac	kage information	9				
	4.1	H ² PAK-2 package information	9				
	4.2	H ² PAK-2 packing information	. 11				
Re	vision	history	.12				



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS12917 - Rev 6 page 14/14