



# N-channel 1200 V, 1.65 $\Omega$ typ., 6 A, MDmesh K5 Power MOSFET in a TO-3PF package



TO-3PF


**Product status link**
[STFW8N120K5](#)
**Product summary**

|            |             |
|------------|-------------|
| Order code | STFW8N120K5 |
| Marking    | 8N120K5     |
| Package    | TO-3PF      |
| Packing    | Tube        |

## Features

| Order code  | $V_{DS}$ | $R_{DS(on)}$ max. | $I_D$ | $P_{TOT}$ |
|-------------|----------|-------------------|-------|-----------|
| STFW8N120K5 | 1200 V   | 2 $\Omega$        | 6 A   | 48 W      |

- Very low FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

## Applications

- Switching applications

## Description

This very high voltage N-channel Power MOSFET is designed using MDmesh K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

# 1 Electrical ratings

**Table 1. Absolute maximum ratings**

| Symbol         | Parameter                                                                                                                               | Value      | Unit               |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------|------------|--------------------|
| $V_{GS}$       | Gate-source voltage                                                                                                                     | $\pm 30$   | V                  |
| $I_D$          | Drain current (continuous) at $T_C = 25\text{ }^{\circ}\text{C}$                                                                        | 6          | A                  |
|                | Drain current (continuous) at $T_C = 100\text{ }^{\circ}\text{C}$                                                                       | 3.5        | A                  |
| $I_{DM}^{(1)}$ | Drain current pulsed                                                                                                                    | 12         | A                  |
| $P_{TOT}$      | Total power dissipation at $T_C = 25\text{ }^{\circ}\text{C}$                                                                           | 48         | W                  |
| $V_{ISO}$      | Insulation withstand voltage (RMS) from all three leads to external heat sink ( $t = 1\text{ s}$ , $T_C = 25\text{ }^{\circ}\text{C}$ ) | 3.5        | kV                 |
| $dv/dt^{(2)}$  | Peak diode recovery voltage slope                                                                                                       | 4.5        | V/ns               |
| $dv/dt^{(3)}$  | MOSFET $dv/dt$ ruggedness                                                                                                               | 50         |                    |
| $T_j$          | Operating junction temperature range                                                                                                    | -55 to 150 | $^{\circ}\text{C}$ |
| $T_{stg}$      | Storage temperature range                                                                                                               |            |                    |

1. Pulse width limited by safe operating area.
2.  $I_{SD} \leq 6\text{ A}$ ,  $di/dt \leq 100\text{ A}/\mu\text{s}$ ,  $V_{DS\text{ peak}} \leq V_{(BR)DSS}$ .
3.  $V_{DS} \leq 960\text{ V}$ .

**Table 2. Thermal data**

| Symbol     | Parameter                               | Value | Unit                        |
|------------|-----------------------------------------|-------|-----------------------------|
| $R_{thJC}$ | Thermal resistance, junction-to-case    | 2.6   | $^{\circ}\text{C}/\text{W}$ |
| $R_{thJA}$ | Thermal resistance, junction-to-ambient | 50    | $^{\circ}\text{C}/\text{W}$ |

**Table 3. Avalanche characteristics**

| Symbol   | Parameter                                                                                                              | Value | Unit |
|----------|------------------------------------------------------------------------------------------------------------------------|-------|------|
| $I_{AR}$ | Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )                                   | 1.7   | A    |
| $E_{AS}$ | Single-pulse avalanche energy (starting $T_j = 25\text{ }^{\circ}\text{C}$ , $I_D = I_{AR}$ , $V_{DD} = 50\text{ V}$ ) | 415   | mJ   |

## 2 Electrical characteristics

$T_C = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

**Table 4. On/off states**

| Symbol        | Parameter                         | Test conditions                                                                               | Min. | Typ. | Max.     | Unit          |
|---------------|-----------------------------------|-----------------------------------------------------------------------------------------------|------|------|----------|---------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage    | $V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$                                                   | 1200 | -    | -        | V             |
| $I_{DSS}$     | Zero gate voltage drain current   | $V_{GS} = 0\text{ V}$ , $V_{DS} = 1200\text{ V}$                                              | -    | -    | 1        | $\mu\text{A}$ |
|               |                                   | $V_{GS} = 0\text{ V}$ , $V_{DS} = 1200\text{ V}$<br>$T_C = 125\text{ }^{\circ}\text{C}^{(1)}$ | -    | -    | 50       | $\mu\text{A}$ |
| $I_{GSS}$     | Gate body leakage current         | $V_{DS} = 0\text{ V}$ , $V_{GS} = \pm 20\text{ V}$                                            | -    | -    | $\pm 10$ | $\mu\text{A}$ |
| $V_{GS(th)}$  | Gate threshold voltage            | $V_{DS} = V_{GS}$ , $I_D = 100\text{ }\mu\text{A}$                                            | 3    | 4    | 5        | V             |
| $R_{DS(on)}$  | Static drain-source on-resistance | $V_{GS} = 10\text{ V}$ , $I_D = 2.5\text{ A}$                                                 | -    | 1.65 | 2.00     | $\Omega$      |

1. Specified by design, not tested in production.

**Table 5. Dynamic characteristics**

| Symbol            | Parameter                             | Test conditions                                                       | Min. | Typ. | Max. | Unit     |
|-------------------|---------------------------------------|-----------------------------------------------------------------------|------|------|------|----------|
| $C_{iss}$         | Input capacitance                     | $V_{DS} = 100\text{ V}$ , $V_{GS} = 0\text{ V}$<br>$f = 1\text{ MHz}$ | -    | 505  | -    | pF       |
| $C_{oss}$         | Output capacitance                    |                                                                       | -    | 44   | -    | pF       |
| $C_{rss}$         | Reverse transfer capacitance          |                                                                       | -    | 0.4  | -    | pF       |
| $C_{o(tr)}^{(1)}$ | Time-related equivalent capacitance   | $V_{DS} = 0\text{ to }960\text{ V}$ , $V_{GS} = 0\text{ V}$           | -    | 70   | -    | pF       |
| $C_{o(er)}^{(2)}$ | Energy-related equivalent capacitance |                                                                       | -    | 24   | -    | pF       |
| $R_g$             | Intrinsic gate resistance             | $f = 1\text{ MHz}$ , $I_D = 0\text{ A}$                               | -    | 7.7  | -    | $\Omega$ |
| $Q_g$             | Total gate charge                     | $V_{DD} = 960\text{ V}$ , $I_D = 5\text{ A}$                          | -    | 13.7 | -    | nC       |
| $Q_{gs}$          | Gate-source charge                    | $V_{GS} = 0\text{ to }10\text{ V}$                                    | -    | 3.6  | -    | nC       |
| $Q_{gd}$          | Gate-drain charge                     | (see the Figure 14. Test circuit for gate charge behavior)            | -    | 7.1  | -    | nC       |

- $C_{o(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- $C_{o(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

**Table 6. Switching times**







| Symbol       | Parameter           | Test conditions                                                                                             | Min. | Typ. | Max. | Unit |
|--------------|---------------------|-------------------------------------------------------------------------------------------------------------|------|------|------|------|
| $t_{d(on)}$  | Turn-on delay time  | $V_{DD} = 600\text{ V}$ , $I_D = 2.5\text{ A}$                                                              | -    | 15.5 | -    | ns   |
| $t_r$        | Rise time           | $R_G = 4.7\text{ }\Omega$ , $V_{GS} = 10\text{ V}$                                                          | -    | 11   | -    | ns   |
| $t_{d(off)}$ | Turn-off delay time | (see the Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform) | -    | 40   | -    | ns   |
| $t_f$        | Fall time           |                                                                                                             | -    | 27   | -    | ns   |







**Table 7. Source-drain diode**

| Symbol          | Parameter                     | Test conditions                                                                                                                                                                                                     | Min. | Typ. | Max. | Unit          |
|-----------------|-------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|---------------|
| $I_{SD}$        | Source-drain current          |                                                                                                                                                                                                                     | -    | -    | 6    | A             |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) |                                                                                                                                                                                                                     | -    | -    | 12   | A             |
| $V_{SD}^{(2)}$  | Forward on voltage            | $I_{SD} = 5\text{ A}$ , $V_{GS} = 0\text{ V}$                                                                                                                                                                       | -    | -    | 1.5  | V             |
| $t_{rr}$        | Reverse recovery time         | $I_{SD} = 5\text{ A}$ , $V_{DD} = 60\text{ V}$<br>$di/dt = 100\text{ A}/\mu\text{s}$<br>(see the Figure 15. Test circuit for inductive load switching and diode recovery times)                                     | -    | 327  | -    | ns            |
| $Q_{rr}$        | Reverse recovery charge       |                                                                                                                                                                                                                     | -    | 3    | -    | $\mu\text{C}$ |
| $I_{RRM}$       | Reverse recovery current      |                                                                                                                                                                                                                     | -    | 18.4 | -    | A             |
| $t_{rr}$        | Reverse recovery time         | $I_{SD} = 5\text{ A}$ , $V_{DD} = 60\text{ V}$<br>$di/dt = 100\text{ A}/\mu\text{s}$ , $T_j = 150\text{ }^\circ\text{C}$<br>(see the Figure 15. Test circuit for inductive load switching and diode recovery times) | -    | 485  | -    | ns            |
| $Q_{rr}$        | Reverse recovery charge       |                                                                                                                                                                                                                     | -    | 3.9  | -    | $\mu\text{C}$ |
| $I_{RRM}$       | Reverse recovery current      |                                                                                                                                                                                                                     | -    | 16   | -    | A             |


1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**

**Figure 2. Thermal impedance**

**Figure 3. Output characteristics**

**Figure 4. Transfer characteristics**

**Figure 5. Gate charge vs gate-source voltage**

**Figure 6. Static drain-source on-resistance**


**Figure 7. Capacitance variations**

**Figure 8. Normalized gate threshold voltage vs temperature**

**Figure 9. Normalized on-resistance vs temperature**

**Figure 10. Normalized  $V_{(BR)DSS}$  vs temperature**

**Figure 11. Source-drain diode forward characteristics**

**Figure 12. Maximum avalanche energy vs starting  $T_J$** 



### 3 Test circuits

**Figure 13. Test circuit for resistive load switching times**



AM01468v1

**Figure 14. Test circuit for gate charge behavior**



AM01469v1

**Figure 15. Test circuit for inductive load switching and diode recovery times**



AM01470v1

**Figure 16. Unclamped inductive load test circuit**


AM01471v1

**Figure 17. Unclamped inductive waveform**


AM01472v1

**Figure 18. Switching time waveform**



AM01473v1

## 4 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 TO-3PF type A package information

Figure 19. TO-3PF type A package outline



7627132\_type\_A\_9




**Table 8. TO-3PF type A mechanical data**

| Dim. | mm    |       |       |
|------|-------|-------|-------|
|      | Min.  | Typ.  | Max.  |
| A    | 5.30  |       | 5.70  |
| C    | 2.80  |       | 3.20  |
| D    | 3.10  |       | 3.50  |
| D1   | 1.80  |       | 2.20  |
| E    | 0.80  |       | 1.00  |
| F    | 0.65  |       | 0.85  |
| F2   | 1.80  |       | 2.20  |
| G    | 10.80 |       | 11.00 |
| G1   | 5.35  | 5.45  | 5.55  |
| H    | 15.30 |       | 15.70 |
| L    | 9.80  | 10.00 | 10.20 |
| L2   | 22.80 |       | 23.20 |
| L3   | 26.30 |       | 26.70 |
| L4   | 43.60 |       | 44.00 |
| L5   | 4.30  |       | 4.70  |
| L6   | 24.30 |       | 24.70 |
| L7   | 14.60 |       | 15.00 |
| N    | 1.80  |       | 2.20  |
| R    | 3.80  |       | 4.20  |
| Dia  | 3.40  |       | 3.80  |

## 4.2 TO-3PF type B package information

Figure 20. TO-3PF type B package outline



7627132\_type\_B\_9

**Table 9. TO-3PF type B mechanical data**

| Dim. | mm    |       |       |
|------|-------|-------|-------|
|      | Min.  | Typ.  | Max.  |
| A    | 5.30  | 5.50  | 5.70  |
| C    | 2.80  | 3.00  | 3.20  |
| D    | 3.10  | 3.30  | 3.50  |
| D1   | 1.80  | 2.00  | 2.20  |
| E    | 0.80  | 0.95  | 1.10  |
| F    | 0.65  | 0.80  | 0.95  |
| F2   | 1.80  | 2.00  | 2.20  |
| G    | 10.30 | 10.90 | 11.50 |
| G1   |       | 5.45  |       |
| H    | 15.30 | 15.50 | 15.70 |
| L    | 9.80  | 10.00 | 10.20 |
| L2   | 22.80 | 23.00 | 23.20 |
| L3   | 26.30 | 26.50 | 26.70 |
| L4   | 43.20 | 43.80 | 44.40 |
| L5   | 4.30  | 4.50  | 4.70  |
| L6   | 24.30 | 24.50 | 24.70 |
| L7   | 14.60 | 14.80 | 15.00 |
| N    | 1.80  | 2.00  | 2.20  |
| R    | 3.80  | 4.00  | 4.20  |
| Dia  | 3.40  | 3.60  | 3.80  |

## Revision history

**Table 10. Document revision history**

| Date        | Version | Changes                                                                                                                             |
|-------------|---------|-------------------------------------------------------------------------------------------------------------------------------------|
| 20-Apr-2018 | 1       | Initial release.                                                                                                                    |
| 02-Jul-2018 | 2       | Document status promoted from preliminary to production data.<br>Updated <i>Figure 2. Thermal impedance</i> .<br>Minor text changes |
| 10-Jul-2025 | 3       | Updated <a href="#">Section 4: Package information</a> .<br>Minor text changes.                                                     |

## Contents

|          |                                     |           |
|----------|-------------------------------------|-----------|
| <b>1</b> | <b>Electrical ratings</b>           | <b>2</b>  |
| <b>2</b> | <b>Electrical characteristics</b>   | <b>3</b>  |
| 2.1      | Electrical characteristics (curves) | 5         |
| <b>3</b> | <b>Test circuits</b>                | <b>7</b>  |
| <b>4</b> | <b>Package information</b>          | <b>8</b>  |
| 4.1      | TO-3PF type A package information   | 8         |
| 4.2      | TO-3PF type B package information   | 10        |
|          | <b>Revision history</b>             | <b>12</b> |

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved