



220 V high-speed half-bridge gate driver for GaN power switches



QFN 4 x 5 x 1 mm



Product status link

STDRIVEG212

Product label



Features

- High voltage rail up to 220 V
- dV/dt transient immunity ±200 V/ns
- Driver with separated sink and source path for optimal driving:
 - 1.8 A and 1.2 Ω sink
 - 0.8 A and 4.0 Ω source
- High-side and low-side linear regulators for 5 V gate driving voltage
- Fast high-side startup time: 5 μs
- 50 ns propagation delay, 15 ns minimum output pulse
- High switching frequency (> 1 MHz)
- · Embedded bootstrap diode
- Full support of GaN hard-switching operation
- Comparator for overcurrent detection with Smart Shutdown
- UVLO function on VCC, V_{HS} , and V_{LS}
- Separated logic inputs and shutdown pin
- Fault pin for overcurrent, overtemperature and UVLO reporting
- Stand-by function for low consumption mode
- Separated PGND for Kelvin source driving and current shunt compatibility
- 3.3 V to 20 V compatible inputs with hysteresis and pull-down

Applications

- AC/DC, DC/DC, and resonant converters, synchronous rectifiers, battery charger and adapters, LED lighting, USB-C
- · Motor driver for home appliances, pumps, servo, and industrial drives
- E-bikes, power tools, robotics, and drones
- Class D audio amplifiers, multilevel inverters
- Solar micro inverters, optimizers and MPPT

Description

As a part of the STDRIVE product family, the STDRIVEG212 is a 220 V high-speed half-bridge gate driver optimized for 5 V driving enhanced-mode GaN HEMTs.

The high-side driver section is designed to support a voltage rail up to 220 V and can easily be supplied by the integrated bootstrap diode.

High-current capability, short propagation delay with excellent delay matching, and integrated LDOs make the STDRIVEG212 optimized for driving high-speed GaN.

The STDRIVEG212 features supply UVLOs tailored to hard-switching applications, interlocking to avoid cross-conduction conditions and an overcurrent comparator with SmartSD.

The input pins extended range allows for easy interfacing with controllers. A standby pin allows for reducing the power consumption during inactive periods or in burst mode.

The STDRIVEG212 operates in the industrial temperature range, -40 $^{\circ}$ C to 125 $^{\circ}$ C. The device is available in a compact QFN 4x5x1 mm package with 0.5 mm pitch.



1 Block diagram

VCC (BOOT VCC UVLO VCCH Regulator VCCH STBY **RONH** Level Shifter HIN OUTH VCCH UVLO Logic, interlocking LIN (OUT VCCL Regulator VCCL RONL Level Shifter SD/OD OUTL OverTemperature Protection VCCL smartSD **PGND** FLT UVLO-READY CIN Comparator GND

Figure 1. STDRIVEG212 block diagram


DS15057 - Rev 1 page 2/33

schematic



Typical application schematic

Figure 2. Typical application schematic



DS15057 - Rev 1 page 3/33



Pin description

VCC 18 BOOT 1 STBY 2 17 VCCH GND 3 16 RONH 15 OUTH CIN 4 $\overline{\mathsf{FLT}}$ 14 OUT 5 SD/OD 6 HIN 7 LIN 8

Figure 3. STDRIVEG212 pin connection

Table 1. STDRIVEG212 pin list

9 10 11 12 13

Pin N.	Name	Туре	Function
			Supply voltage of logic section. A small bypass capacitor (100 nF typ.) very close to the pin is required to get a clean bias voltage for the signal part of the IC.
1	VCC	Power	The large bulk capacitor that is normally used to supply the controller is sufficient to supply the STDRIVEG212 as well: if not present, a value larger than 2.2 μ F is suggested.
			The input of the low-side driver regulator is internally connected to this pin.
2	STBY	Input	Standby mode activation pin. Setting this pin to GND, the IC enters a low consumption mode to facilitate the design of low consumption topologies. The internal pull-down resistor is there to avoid uncertain voltage application when IC is not biased. Connect this pin to VCC if standby function is not used.
3, 9	GND	Power	Ground pins. Common potential of the Logic section of the device. These pins have both an electrical and thermal purpose: tying these pins to a proper copper area effectively enhances power dissipation (typically required only on high frequency applications).
4	CIN	Input	Comparator input pin for SmartSD. In case of triggering, both GaN are immediately turned off and SD/OD is pulled low. The internal pull-down resistor is there to avoid spurious activation if left floating. Place the CIN filtering capacitor near pin and on the same PCB side for proper filtering effect. Connect to GND if not used.
5	FLT	Output	Fault signaling pin. An open drain MOSFET is turned on to pull the FLT pin down when UVLO, standby, comparator, or overtemperature protection are active. Connect to GND if not used.
6	SD/OD	Input/ Output	Shutdown input (active low) / open drain output for comparator with smartSD. When this pin is pulled to GND, the IC immediately interrupts the switching activity defined by LIN and HIN. When CIN exceeds the threshold, SmartSD interrupts the switching activity and pulls low the $\overline{\text{SD}}/\text{OD}$ pin. Once the overcurrent ends, the open drain is released.
			The internal pull-down resistor is there to avoid uncertain voltage application when IC is not biased.
7	HIN	Input	High-side logic input pin. Driving pulses to control the high-side switch can be applied to this pin. A Schmitt trigger comparator, 20 V tolerant, buffers the input signal before driving level shifters.
8	LIN	Input	Low-side logic input pin. Driving pulses to control the low-side switch can be applied to this pin. A Schmitt trigger comparator, 20 V tolerant, buffers the input signal before driving level shifters.
10	VCCL	Power	Output of the linear regulator that supplies the output stage of the low-side driver. A ceramic capacitor equal or greater than 47 nF (X7R, 16 V) must be placed as close as possible between this pin and PGND.

DS15057 - Rev 1 page 4/33



Pin N.	Name	Туре	Function
11	RONL	Output	A resistor connected between this pin and VCCL sets the turn-on resistor source current of the low-side driver. Mounting the resistor as close as possible to the RONL pin optimizes the operation of the driver.
12	PGND	Power	Reference potential of low-side driver, to be connected to low-side GaN Kelvin source and VCCL capacitor.
13	OUTL	Output	Low-side driver output. To be connected to the low-side gate through the turn-off resistor. Sink/ source gate current flows through this pin.
14	OUT	Power	Reference potential of high-side driver, to be connected to high-side GaN Kelvin source, BOOT, and VCCH capacitors.
15	OUTH	Output	High-side driver output. To be connected to the high-side gate through the turn-off resistor. Sink/ source gate current flows through this pin.
16	RONH	Output	A resistor connected between this pin and VCCH sets the turn-on resistor source current of the high-side driver. Mounting the resistor as close as possible to the RONH pin optimizes the operation of the driver.
17	VCCH	Power	Output of linear regulator that supplies the output stage of high-side driver. A ceramic capacitor equal or greater than 47 nF (X7R, 16 V) must be placed as close as possible between this pin and OUT.
18	воот	Power	Supply voltage of high-side floating driver. A ceramic capacitor equal or greater than 47 nF (X7R, 50 V) must be placed as close as possible between this pin and OUT.
			The input of the high-side driver regulator is internally connected to this pin.

DS15057 - Rev 1 page 5/33



4 Device ratings

4.1 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 2 may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability. All voltages referred to ground pins unless otherwise specified.

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Value	Unit
VCC	Logic supply voltage		-0.3 to 21	V
PGND	Low-side driver ground vs. logic ground	VCC = 14 V	-7 to 7	V
$V_{VCC\text{-PGND}}$	Logic supply vs. low-side driver ground		-0.3 to 21	V
V _{VCCL}	Regulated low-side driver supply vs. logic ground		-0.3 to 21	V
V _{LS}	Regulated low-side driver supply voltage (1) (2)		-0.3 to 21	V
I _{LS_OUT}	Low-side regulator maximum current (1)	(2)	Self-limited	Α
V _{VCC-VCCL}	Maximum low-side dropout voltage		-0.3 to self-regulated	V
V _{OUTL}	Low-side output to PGND voltage	DC values	-0.3 to VCCL+0.3	V
V _{RONL}	Low-side turn-on resistor pin max. voltage		V _{OUTL} -0.3 to VCCL+0.3	V
V _{BOOT}	BOOT pin voltage referred to GND		-0.3 to 241	V
V _{BO}	High-side regulator input voltage (1)		-0.3 to 21	V
V _{HS}	Regulated high-side driver supply voltage (1) (2)		-0.3 to 21	V
I _{HS_OUT}	High-side regulator maximum current (1)	(2)	Self-limited	Α
V _{BOOT-VCCH}	Maximum high-side dropout voltage		-0.3 to self-regulated	V
V _{OUTH}	High-side output to OUT voltage	DC values	-0.3 to VCCH+0.3	V
V _{RONH}	High-side turn-on resistor pin max. voltage		V _{OUTH} -0.3 to VCCH+0.3	V
dV _{OUT} /dt	Maximum OUT voltage slew rate (3)		200	V/ns
CIN	Comparator input voltage		-0.3 to 21	V
V _{in}	Logic inputs voltage range (LIN, HIN, \$\overline{SD}\$/OD, \$\overline{STBY}\$, \$\overline{FLT}\$)		-0.3 to 21	V
I _{FLT}	Maximum FLT pin current (DC inward)	VCC = 7 V	10	mA
I _{OD}	Maximum SD/OD pin current (DC inward)	VCC = 12 V	10	mA
TJ	Junction temperature		-40 to 150	°C
T _{stg}	Storage temperature		-55 to 150	°C
	HBM (Human Body Model)	ANSI/ESDA/JEDEC JS-001-2017	2 (4)	kV
ESD	CDM (Charged Device Model)	ANSI/ESDA/JEDEC JS-002-2018	1	kV

^{1.} $V_{LS} = V_{VCCL\text{-}PGND}$, $V_{HS} = V_{VCCH\text{-}OUT}$, $V_{BO} = V_{BOOT\text{-}OUT}$.

DS15057 - Rev 1 page 6/33

^{2.} The internal low-side and high-side voltage regulators are not intended to be connected to external load nor voltage sources.

^{3.} Range estimated by characterization on a limited number of samples, not tested in production.

^{4.} High voltage pin 18 vs. ground pins has 1500 V rating.



4.2 Recommended operating conditions

All voltages referred to ground pins unless otherwise specified. The junction temperature must be maintained within recommended operating conditions with proper thermal design.

Table 3. Recommended operating conditions

Symbol	Parameter	Note	Min.	Max.	Unit
VCC	Logic supply voltage		10.3	18	V
V _{VCC-PGND}	Logic supply voltage vs. PGND			20	V
PGND	Low-side driver ground		-3	3	V
V _{BO}	V _{BOOT-OUT} pin voltage	(1)	7.5	20	V
V _{OUT}	DC output voltage		-9.7 ⁽²⁾	220	V
VCCL	Low-side driver voltage vs. GND		2		V
CIN	Comparator input voltage		0	15	V
Vi	Logic inputs voltage range		0	20	V
C _{VCCH} , C _{VCCL}	Driver supply voltage bypass capacitors (3)		47	470	nF
C _{BOOT}	High-side driver linear regulator input capacitors (4)		C _{VCCH}	3300	nF
t _{INmin}	Minimum duration of input pulse		50		ns
f _{SW}	Switching frequency (5)	Duty cycle = 50%		2	MHz
TJ	Junction temperature		-40	125	°C

- 1. $V_{BOOT} = V_{BOOT-GND}$ must be ≥ 5 V to propagate high-side commands.
- 2. $V_{BO} = 20 \text{ V}, \text{ VCC} = 10.3 \text{ V}$
- 3. X7R, 16 V, Ceramic capacitor having ESR lower or equal to 50 m Ω .
- 4. X7R, 50 V, Ceramic capacitor having ESR lower or equal to 50 m Ω .
- 5. Actual limit depends on power dissipation constraints.

4.3 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R _{th(J-A)}	Thermal resistance junction-to-ambient (1)	85	°C/W
$R_{th(J-A)}$	Thermal resistance junction-to-ambient (2)	110	°C/W

The thermal resistance is obtained simulating the device mounted on a 2s2p (4 layer) FR4 board according to JESD51-7 without PCB thermal vias.

DS15057 - Rev 1 page 7/33

^{2.} The thermal resistance is obtained simulating the device mounted on a 1s0p (1 layer) FR4 board according to JESD51-3.



5 Electrical characteristics

Testing conditions: T_J = 25 °C, VCC = V_{BO} = \overline{SD}/OD = \overline{STBY} = 12 V; \overline{FLT} = floating; RONL = VCCL; RONH = VCCH, OUT = PGND = CIN = GND; C_{VCCH} = C_{VCCL} = 47 nF (X7R, 16 V), C_{BOOT} = 47 nF (X7R, 50 V).

All voltages referred to GND, unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Logic sec	tion supply					
VCC _{thON}	VCC UVLO turn-ON threshold		9.00	9.55	10.10	V
VCC _{thOFF}	VCC UVLO turn-OFF threshold		8.5	9.0	9.6	V
VCC _{hys}	VCC UV hysteresis		0.50	0.57	0.65	V
I _{QVCC}	VCC quiescent supply current	STBY = SD/OD = 5 V; LIN = HIN = 0 V; OUT = 15 V		900	1200	μA
		LIN = $\overline{STBY} = \overline{SD}/OD = 5 \text{ V}$; HIN = 0 V; OUT = 15 V		1020	1350	μA
I _{QVCCU}	VCC undervoltage supply current	VCC = 7.0 V		570	760	μA
I _{SBVCC}	VCC standby supply current	STBY = 0 V		500	650	μA
I _{svcc}	VCC switching supply current	$\overline{STBY} = \overline{SD}/OD = 5 \text{ V}; \text{ V}_{BO} = 15 \text{ V};$ $\text{LIN} = \neg \text{HIN}, \text{ f}_{SW} = 500 \text{ kHz}, D = 50\%$ OUTL load 330 pF		2.4	3.4	mA
t _{startup}	VCC startup time from VCC = 10.5 V to OUTL high	$LIN = \overline{STBY} = \overline{SD}/OD = 5 \text{ V};$ $HIN = 0 \text{ V}$			12	μs
Gate drive	r voltage regulators VCCL (V_LS) and VCCH (V	hs)				
V_{HS}	VCCx regulator output voltage	I _{VCCx} < 10 mA _{DC}	4.6	5	5.4	V
V_{LS}	VCCX regulator output voltage	$T_J = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C} ^{(1)}$	4.6		5.5	V
V _{HSthON}	VCCv LIVI O turn on voltage		3.90	4.20	4.45	V
V_{LSthON}	VCCx UVLO turn-on voltage	T_{J} = -40 °C to +125 °C ⁽¹⁾	3.85		4.50	V
V _{HSthOFF}	VCCv IIVI O house off walks as		3.65	3.95	4.20	.,
$V_{LSthOFF}$	VCCx UVLO turn-off voltage	T _J = -40 °C to +125 °C ⁽¹⁾	3.60		4.25	V
$V_{HSthHYS}$ $V_{LSthHYS}$	VCCx UVLO hysteresis		0.22	0.25	0.28	V
High-side	driver section					
I _{QBO}	V _{BO} quiescent supply current	$\overline{STBY} = \overline{SD}/OD = 3.3 \text{ V};$ $LIN = HIN = 0 \text{ V}; V_{BO} = 12 \text{ V}$		240	340	μA
iQBO	VBO quiescent supply current	HIN = \overline{STBY} = \overline{SD}/OD = 3.3 V; LIN = 0 V; V _{BO} = 12 V		270	360	μA
I _{SBO}	V _{BO} switching supply current	$\overline{SD}/OD = \overline{STBY} = 3.3 \text{ V};$ OUT = 0 V; V _{BOOT} = 12 V $f_{SW} = 500 \text{ kHz } (D = 50\%)$ OUTH load 330 pF		2.4	3.8	mA

DS15057 - Rev 1 page 8/33



STDRIVEG212 **Electrical** characteristics Test condition Min. Typ. Max. Unit

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
		LIN = 3.3 V & OUT = 0 V;				
t _{HSstart}	High-side startup time	D_{BOOT} = STTH1R06, R_{BOOT} = 2.2 Ω From V_{BO} > 8 V to OUTH enable			5	μs
I _{LK}	High voltage leakage current	BOOT = OUT = 240 V			4.4	μA
D	Destatron diade en registence	LIN = 3.3 V; HIN = 0 V;		120		
R _{DBOOT}	Bootstrap diode on-resistance	$V_{VCC-BOOT} = 0.5 V$		120		Ω
Output dr	iving buffers					
laa	Peak source current		0.6	0.8	1.0	Α
I _{SO}	reak source current	T_{J} = -40 °C to +125 °C ⁽¹⁾	0.44		1.21	A
la.	Peak sink current		1.45	1.80	2.15	Α
I _{SI}	reak Sink Current	T_{J} = -40 °C to +125 °C ⁽¹⁾	1.05		2.60	_ A
D	Source R _{DSon}	I = 10 mA	3.25	4.00	4.80	
R_{SO}	Source R _{DSon}	T _J = -40 °C to +125 °C ⁽¹⁾	2.55		6.80	Ω
	Cial D	I = 10 mA	1.00	1.20	1.45	
R_{SI}	Sink R _{DSon}	T _J = -40 °C to +125 °C ⁽¹⁾	0.8		2.1	Ω
R _{BLEED}	Low-side gate bleeder	VCCL = VCC = 0 V, PGND = GND,	75	100	125	kΩ
LABLEED	Low-side gate bieedei	OUTL = 0.1 V	/3	100	125	KSZ
Logic inpu	uts and timings					
V_{ih}	High level logic threshold voltage		2	2.27	2.5	V
		T_{J} = -40 °C to +125 °C ⁽¹⁾			2.7	
V _{il}	Low level logic threshold voltage		1.1	1.31	1.45	V
VII	Low level logic tilleshold voltage	T_{J} = -40 °C to +125 °C ⁽¹⁾	8.0			V
V _{ihys}	Logic input threshold hysteresis		0.7	0.96	1.2	V
V	CmartCD unlated threehold		0.5	0.65	0.8	\/
V_{SSD}	SmartSD unlatch threshold	T _J = -40 °C to +125 °C ⁽¹⁾			0.9	V
I _{INh}	LIN, HIN logic '1' input bias current	LIN, HIN = 3.3 V	15	22	36	μA
I _{INI}	LIN, HIN logic '0' input bias current	LIN, HIN = 0 V			1	μΑ
R _{PD_IN}	LIN, HIN pull-down resistor	LIN, HIN = 3.3 V	90	150	220	kΩ
I _{SDh}	SD/OD logic '1' input bias current	SD /OD = 3.3 V	7	10	15	μΑ
I _{SDI}	SD/OD logic '0' input bias current	<u>SD</u> /OD = 0 V			1	μA
R _{PD_SD}	SD/OD pull-down resistor	SD /OD = 3.3 V	220	330	450	kΩ
R _{ON_OD}	SD/OD on-resistance		25	40	58	Ω
I _{OL_SD}	SD/OD low level sink current	SD/OD = 400 mV; CIN = 2 V	7	10	16	mA
		C_L = 10 nF; R_{PU} = 10 k Ω to 5 V				
t _{OD_fall}	SD/OD loaded fall time	90% to 10 % SD/OD		0.75		μs
I _{STBYh}	STBY logic '1' input bias current	<u>STBY</u> = 3.3 V	7	10	15	μA
I _{STBYI}	STBY logic '0' input bias current	STBY = 0 V			1	μA
R _{PD_STBY}	STBY pull-down resistor	<u>STBY</u> = 3.3 V	220	330	450	kΩ
R _{ON_FLT}	FLT on-resistance	V _{FLT} = 400 mV, VCC = 12 V	60	80	135	Ω

DS15057 - Rev 1 page 9/33



Electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{ON_FLT}	FLT on-resistance	V _{FLT} = 400 mV, VCC = 3.3 V	90	145	200	Ω
I _{OL_FLT}	FLT low level sink current	V _{FLT} = 400 mV	3	5	7	mA
I _{FLTh}	FLT high level bias current (when off)	V _{FLT} = 3.3 V			1	μA
I _{FLTI}	FLT low level bias current (when off)	V _{FLT} = 0 V			1	μA
V _{VCC-FLT}	Min VCC voltage forcing low				3.3	V
t _{Don_L}	LIN to OUTL turn-on propagation delay		30	45	60	ns
t _{Doff_L}	LIN to OUTL turn-off propagation delay	$\overline{SD}/OD = \overline{STBY} = 3.3 \text{ V};$	30	45	60	ns
t _{Don_H}	HIN to OUTH turn-on propagation delay	t _{PULSE} > 120 ns	30	45	60	ns
t _{Doff_H}	HIN to OUTH turn-off propagation delay	_	30	45	60	ns
MT	LIN, HIN propagation delay matching time (2)	$\overline{SD}/OD = \overline{STBY} = 3.3 \text{ V};$ $t_{PULSE} > 120 \text{ ns};$		0	10	ns
		LIN, HIN pulse low/high/low		15	35	ns
t _{INmin}	LIN, HIN minimum input pulse width	$T_J = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$			40	ns
t _r	GL / GH rise time	0 0 5 (4)		22		ns
t _f	GL / GH fall time	C _L = 2.2 nF ⁽¹⁾		13		ns
t _{SDon}	SD/OD to OUTx turn-on propagation delay	LIN or HIN = \overline{STBY} = 3.3 V; t _{PULSE} > 120 ns;	30	45	65	ns
t _{SDoff}	SD/OD to OUTx turn-off propagation delay	LIN or HIN = \overline{STBY} = 3.3 V; t _{PULSE} > 120 ns;	30	45	65	ns
t _{STBYoff}	Standby to OUTx turn-off propagation delay	STBY = 3.3 V to 0 V	30	45	65	ns
t _{STBY_FLT}	Standby enter signaling to FLT	STBY = 3.3 V to 0 V, FLT 10 kΩ pull up to 5 V		0.9	2	μs
t _{WU}	Wake up time from standby	\overline{STBY} = 0 V to 3.3 V, LIN = 3.3 V; Time from \overline{STBY} rising to OUTL = high			5	μs
t _{WU_FLT}	Standby end signaling to FLT	$\overline{STBY} = 0 \text{ V to } 3.3 \text{ V},$ $\overline{FLT} = 2 \text{ k}\Omega \text{ pull up to } 5 \text{ V};$ $\overline{Time from STBY} \text{ rise to } V_{FLT} = 0.5 \text{ V}$			5	μs
Comparat	or protection					
CIN _{th}	Comparator threshold		240	270	300	mV
R _{PD_CIN}	CIN pull-down resistor	CIN = 1 V	75	100	125	kΩ
t _{CIN-OUT}	Comparator delay to half-bridge output	CIN 0 V to 0.8 V: OUTH, OUTL 90%		170		ns
t _{CIN-OD}	Comparator delay to SD/OD	CIN 0 V to 0.8 V: SD/OD 90% (10 kΩ to 5 V)		140	190	ns
t _{CIN-FLT}	Comparator delay to FLT	CIN 0 V to 0.8 V: FLT 90% (10 kΩ to 5 V)		140	190	ns
t _{CINfilter}	Comparator input filter	CIN pulse 0 - 0.8 V	55	90	125	ns
Overtemp	erature protection					
T _{TSD}	Shutdown temperature	(1)	150	175	200	°C

DS15057 - Rev 1 page 10/33





Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
T _{HYS}	Temperature hysteresis	(1)	17	20	23	°C
t _{TSD}	OT protection enabling time after STBY = high	(1)			20	μs


- 1. Not tested in production: value by characterization on a limited number of samples.
- $2. \quad MT = max \; (\mid t_{Don_L} t_{Doff_L} \mid, \mid t_{Don_H} t_{Doff_H} \mid, \mid t_{Doff_L} t_{Don_H} \mid, \mid t_{Doff_H} t_{Don_L} \mid)$

5.1 Characterization figures

Figure 4. Timing definitions











DS15057 - Rev 1 page 11/33











DS15057 - Rev 1 page 12/33



6 Device description

6.1 Device structure

Figure 9 is a simplified version of the block diagram of STDRIVEG212. It consists of basic structures described in the following sections.




Figure 9. STDRIVEG212 simplified block diagram

6.1.1 Logic section

This section receives the input signals, manages the system protections (UVLOs, comparator and overtemperature), and transfers the input pulses to relevant drivers through level shifters. It is electrically referred to the GND pin and supplied by the VCC pin.

6.1.2 Low-side driver

This block receives input pulses from the logic section through the level shifter and provides driving action to the low-side GaN transistor.

It is electrically referred to PGND, that must be connected to the source (preferably Kelvin) of the low-side GaN transistor.

GaN V_{GS} sink current can be tuned with the R_{GATE} resistor placed between the OUTL and GaN gate. Source current can be tuned with the R_{ON} resistor between VCCL and RONL. Sink path impedance is the sum of R_{GATE} and driver R_{SI} , while source path impedance is the total of R_{ON} , R_{GATE} , and driver R_{SO} . Tuning R_{ON} is typically done to adjust hard turn-on dV/dt. Tuning R_{GATE} is typically done to eventually dump V_{GS} ringing at turn-off, to adjust hard turn-off dV/dt while avoiding induced turn-on at high-side hard turn-on.

Low-side driver circuitry is supplied by VCC, while an integrated voltage regulator tightly stabilizes the supply voltage of the output stage of the driver (V_{LS}). A UVLO comparator interrupts the half-bridge activity if the regulator's output voltage is insufficient for a proper GaN's driving. See Section 6.4.2 for a detailed LS UVLO protection description.

The low-side driver has been designed to allow the use of current sense resistors without affecting the applied V_{GS} voltage.

DS15057 - Rev 1 page 13/33



6.1.3 High-side driver

This block receives input pulses from the logic section through the level shifter and provides driving action to the high-side GaN transistor.

It is electrically referred to OUT, that must be connected to the source connection (preferably Kelvin) of the high-side GaN transistor.

GaN V_{GS} sink current can be tuned with the R_{GATE} resistor placed between the OUTH and GaN gate. Source current can be tuned with the R_{ON} resistor between VCCH and RONH. Sink path impedance is the sum of R_{GATE} and driver R_{SI} , while source path impedance is the total of R_{ON} , R_{GATE} and driver R_{SO} . Tuning R_{ON} is typically done to adjust hard turn-on dV/dt. Tuning R_{GATE} is typically done to eventually dump V_{GS} ringing at turn-off, to adjust hard turn-off dV/dt while avoiding induced turn-on at low-side hard turn-on.

High-side driver circuitry is supplied by the voltage present at the BOOT pin, while an integrated fast startup voltage regulator tightly stabilizes the supply voltage of the output stage of the driver (V_{HS}). A UVLO comparator interrupts the high-side GaN activity if the regulator's output voltage is insufficient for a proper GaN's driving. See Section 6.4.4 for detailed HS UVLO protection description.

This section includes an equivalent bootstrap diode, synchronous with low-side on-time, that generates floating supply voltage (V_{BO}), starting from VCC voltage.

6.1.4 Comparator and smart shutdown

The embedded comparator, typically used for overcurrent detection, immediately turns off both GaNs once CIN input exceeds the threshold. The event is signaled to SD/OD and FLT pins.

The smart shutdown (SmartSD) feature allows to automatically keep the switches off for the desired time to cool down the GaN devices while the controller reacts to the overcurrent \overline{FLT} signal.

6.2 Truth table and control inputs

The STDRIVEG212 has four logic inputs to control the high-side and low-side power transistors.

- LIN: low-side driver input, active high;
- HIN: high-side driver inputs, active high.
- STBY: standby input, active low;
- SD/OD: shutdown input, active low.

An open drain output is there $(\overline{\mathsf{FLT}})$ to communicate externally the operating status of the device.

The $\overline{\text{SD}}/\text{OD}$ pin is also used as an output for the comparator with SmartSD disable time function (see Section 6.6).

Table 6 summarizes the different IC operating modes depending on the Input pin configurations.

Output pin configuration and IC consumption is also reported.

Table 6. Truth table

Mode		INPUTS		OUTPUTS			
Mode	STBY	SD/OD	LIN	HIN	OUTL	OUTH	FLT
Standby	L	Х	X	X	L	L	L
Shutdown	Н	L	X	X	L	L	Н
High-Z	Н	Н	L	L	L	L	Н
Low-side on	Н	Н	Н	L	Н	L	Н
High-side on	Н	Н	L	Н	L	Н	Н
Interlocking	Н	Н	Н	Н	L	L	Н
Overcurrent	Н	L (1)	Х	X	L	L	L

^{1.} Forced low from the internal open-drain when $CIN > CIN_{th}$

The logic inputs have internal pull-down resistors to set a defined logic level even in case of high-Z on signal lines. As a result, the transistors are set to off in the case of unconnected input pins.

DS15057 - Rev 1 page 14/33



The front-end of logic inputs consists of a comparator having a fixed threshold and defined hysteresis to guarantee precise and robust level detection. The input pins can accept an input voltage up to 20 V independently from VCC voltage level.

Propagation delays between LIN and HIN input pins to OUTL and OUTH are matched to obtain the best symmetry and minimum pulse width distortion.

The minimum duration of the pulse that can be transferred from LIN and HIN to OUTL and OUTH is t_{INmin}; shorter pulses may be blanked.

The FLT open drain pin signals standby, UVLO (VCC and VCCL), overcurrent, and overtemperature status. An external pull-up resistor or source current is required to raise the FLT pin signal. The maximum pull-up voltage is 20 V, independent from VCC. When unused, this pin must be connected to GND.

The STBY pin is intended to activate standby mode to reduce the IC consumption during long-lasting inactive times or between burst modes. The description of this mode is reported in Section 6.5.

6.3 Gate driving outputs and gate resistors


The STDRIVEG212 has a gate driver output architecture enabling turn-on and turn-off impedance differentiation to tune dV/dt and dl/dt avoiding turn-off diode usage. Diode avoidance for turn-on/off differentiation has several benefits:

- bill of material (BOM) reduction;
- gate loop inductance minimization due to smaller geometrical gate loop;
- more effective and faster turn-off with increased induced turn-on margin thanks to diode V_F drop removal.

Effective turn-off is crucial with GaN switches due to low V_{GSth} and turn-off diode is typically not recommended especially with unipolar gate driving (no negative V_{GS} while off).

Similarly to STDRIVEG600 (classic separated output architecture), with the STDRIVEG212 (single gate output architecture) the gate turn-on/off currents can be tuned by external resistors, but those resistors are arranged in different way.

Figure 10. Gate driver output and gate resistor tuning for differentiated turn-on/off



Turn-off path goes through R_{GATE}, so the user shall increase R_{GATE} to slow down turn-off speed.

Increasing R_{GATE} will slow down also turn-on speed since turn-on path goes through R_{GATE} and R_{ON} . The user shall increase R_{ON} to further slowdown turn-on speed.

Thus, turn-on impedance can be only equal or higher than turn-off, as typically found in all applications to avoid induced turn-on phenomenon.

As rule-of-thumb when migrating from "classic" separated output architectures:

- R_{GATE}≈ R_{OFF(old)}
- R_{ON}≈ R_{ON(old)} R_{GATE}

In power conversion applications, depending on gate charge, turn-off resistor (R_{GATE}) is typically in the range of 1 to 5 Ω while turn-on resistance sum ($R_{GATE} + R_{ON}$) is typically in the range of 5 to 300 Ω .

DS15057 - Rev 1 page 15/33



6.3.1 Gate driving network for slow hard-off dV/dt (motor control applications)

While several applications, typically power conversion, tends to make desirable high dV/dt to minimize switching losses, some others, notably motor control ones, could require limiting dV/dt at the expense of higher switching losses.

The main reasons to limit dV/dt in motor control applications are:

- EMI control: to pass regulatory emission masks.
- Motor winding reliability: especially in high voltage applications with long cables, voltage overshoots on motor poles/winding could generate partial discharge phenomena reducing winding lifetime.
- Ball bearing reliability: winding parasitic capacitance to the rotor will generate current peaks during dV/dt toward chassis earth. If those currents flow through classic steel ball bearings, those current can flute bearing rollers and bearing races reducing lifetime.

Typically, the EMI point is the bottleneck to limit dV/dt even if the absence of diode recovery with GaN is now pushing higher the dV/dt limit; motor winding and ball bearing issues are seldom, typically found when pushing further dV/dt limit thanks to shorter cables or with specific motors.

Hard turn-on dV/dt reduction is an easy task by simply increasing R_{ON} resistor.

Hard turn-off dV/dt is generally proportional to load parasitic capacitance (the higher the motor parasitic capacitance, the slower the dV/dt). Depending on motor parasitic capacitance and load current, could be required to slow down turn-off.

In resonant applications, hard-off dV/dt reduction is typically done by adding a discrete capacitor in parallel to $GaN\ C_{DS}$. However, adding this capacitor in hard switching applications leads to increase hard-on switching losses loosing some $GaN\ benefits$.

In motor control applications with MOSFETs, hard turn-off slow down is typically done by increasing the turn-off resistor. However with GaN this could easily lead to induced turn-on phenomenon unless a specific gate driving network is used as the following one.




Figure 11. Hard-off dV/dt limiting gate driving network

While the GaN is off and during dV/dt generated by the companion GaN, C_{GD} charges C_{GS} . If R_{GATE} has a high value, due to requirement to slow down hard-off dV/dt, V_{GS} could easily exceed V_{GSth} leading to induced turn-on phenomenon.

The higher the C_{GD}/C_{GS} ratio and the lower the V_{GSth}, the most likely the induced turn-on could occur.

Adding the C_{GM} capacitor, the overall C_{GD}/C_{GS} ratio decreases avoiding the induced turn-on phenomenon and enabling hard-off dV/dt reduction increasing R_{GATE} .

The C_{GM} capacitor required to use this technique depends on several factors like GaN characteristics, bus voltage and load current but, as a rule-of-thumb, it is in the range around 3-5 times Q_{GS}/V_{GSth} .

6.4 Supply rails, LDOs, UVLO protections, and bootstrap diode

The STDRIVEG212 is supplied by two rails: VCC, referred to GND, and BOOT referred to OUT. Integrated LDOs generate supply voltages for low-side and high-side output stages (V_{LS} and V_{HS}). Undervoltage circuitries monitor VCC, V_{LS} and V_{HS} .

DS15057 - Rev 1 page 16/33



An integrated bootstrap diode is there to generate floating supply voltage for the high-side structure.

6.4.1 VCC supply structure and relevant UVLO protection

The VCC pin supplies the logic circuit, the input structure of the low-side driver and the integrated bootstrap structure (D_{BOOT}). Low-ESR ceramic capacitors must be connected as close as possible between VCC and GND (100 nF typ., X7R).

A bulk capacitor is recommended on VCC to deliver the impulsive bootstrap current to charge V_{BO} . A single VCC rail electrolytic capacitor is typically sufficient even with multiple drivers on board while using only the integrated bootstrap diode and the electrolytic capacitor is not too far.

Dedicated bigger low-ESR ceramic VCC capacitors are otherwise recommended, also in the case of an optional external bootstrap diode to minimize VCC dips. An external bootstrap diode could be required for those applications requiring a faster high-side startup time (such as burst mode).

Undervoltage protection is available on the VCC supply pin. A hysteresis sets the turn-off threshold.

When VCC voltage reaches the V_{CCthON} threshold, the device enters normal operation: if V_{LS} is above UVLO level and the \overline{STBY} pin is high, the \overline{FLT} pin is released and the device sets drivers output according to actual input pins; high-side driver supply state is not monitored, therefore the high-side driver generates driving levels when V_{HS} is above UVLO level.

When VCC voltage goes below the $V_{CCthOFF}$ threshold, both high-side and low-side gate driver outputs are forced low and the \overline{FLT} pin is forced low to signal the state to remote controllers.

The minimum VCC voltage that the STDRIVEG212 requires to be able to force the FLT pin low is V_{VCC-FLT}.

In hard switching applications, during deadtime and load current flowing out from the OUT node, low-side GaN is in reverse conduction mode (as a freewheeling diode) and the OUT pin becomes negative with several volts below GND.

GaN transistors do not have an intrinsic body diode, which have the benefit of 0 nC recovery charge, but have worse reverse conduction characteristics in respect to MOSFETs. This could lead to two drawbacks if not properly addressed:

- higher GaN dissipation during deadtime, that should be minimized.
- deeper static below-GND voltage on OUT node during deadtime; this could bring BOOT lower than the recommended operating range (BOOT-GND min. 5 V), increasing high-side hard turn-on propagation delay.

To help ensure BOOT in the recommended operating range in hard switching applications (while current is freewheeling in low-side GaN), the VCC supply has a relatively high UVLO threshold. This helps charging and achieving the $V_{BO} > (low-side GaN reverse conduction drop +5 V)$ recommended range in almost all conditions.

Operating with VCC higher than the typical value could be required only in very limited cases where extreme hard switching current transient with very high GaN reverse conduction voltage is foreseen.

6.4.2 V_{LS} supply structure and relevant UVLO protection

The integrated VCCL regulator reduces the input VCC voltage to a regulated V_{LS} (5 V typ.) to drive the gate with a stable and optimized V_{GS} voltage.

Low-side regulator input is VCC pin; regulator output is VCCL pin, referred to PGND. Low-ESR ceramic capacitors must be connected as close as possible between VCCL and PGND (C_{VCCL} min. 47 nF, X7R, 16 V) to obtain a clean supply voltage. A slightly higher C_{VCCL} could be required to minimize V_{LS} ripple when driving high GaN Q_G .

Under recommended operating conditions, VCCL regulator can provide an average current of 10 mA.

A UVLO on V_{LS} is there to prevent unsafe operations of low-side GaN.

When V_{LS} voltage reaches the V_{LSthON} threshold, the device enables the low-side driver normal operation: if no other protection is active, \overline{FLT} pin is released, and the device sets low-side driver output according to actual input pins and high-side driver output according to actual input pins.

When V_{LS} voltage goes below the $V_{LSthOFF}$ threshold, both high-side and low-side gate driver outputs are forced low and the \overline{FLT} pin is forced low to signal this condition to the remote controllers.

DS15057 - Rev 1 page 17/33

6.4.3 Bootstrap diode

The STDRIVEG212 integrates a bootstrap diode structure connected between VCC and BOOT pins, to supply the high-side floating supply voltage $V_{BOOT-OUT}$ (or shortly V_{BO}). A very low ESR ceramic capacitor (C_{BOOT} to be selected between 47 nF and 3.3 μ F, X7R, 50 V) must be placed as close as possible between the BOOT and OUT pins.

The internal bootstrap structure is synchronous with the low-side to reduce the voltage drop between VCC and V_{BO} to almost zero volts. Its turn-on resistance is reported in the electrical characteristics table as R_{DBOOT} . This integrated structure is characterized by a very low recovery charge and current.

The bootstrap DC characteristics are detailed in Figure 12.




Figure 12. Typical bootstrap diode characteristics

The final voltage drop between VCC and V_{BO} depends on multiple factors like duty cycle, operating frequency, GaN gate charge, GaN leakage, temperature, etc. In case the voltage on V_{BO} is not sufficient for a proper VCCH regulator operation, either increasing the VCC value or using an external bootstrap diode can obtain a correct V_{BO} voltage.

Motor control applications typically do not require an external bootstrap diode but it is allowed in case of specific needs as fast high-side startup or large bootstrap capacitor to allow very long high side turn-on time.

It is recommended to place a resistor $R_{BOOT} \ge 2.2~\Omega$ in series with the above mentioned external bootstrap diode to limit the amount of peak charging current. In cases of high-side not-zero-current hard switching applications (as motor control), the external bootstrap diode could be subject to high peak current during dead time and peak recovery current at high side turn-on, leading to strong emissions. A higher R_{BOOT} or using the internal bootstrap structure with no recovery current is preferable in these cases. Refer to Section 7.1.1 for further details.

Even if a low R_{BOOT} resistor is allowed, it is know that a low value resistor could increase radiated noise; so it is worth properly selecting the C_{BOOT} capacitor based on applicative requirements. With the same start-up time, the smaller C_{BOOT} capacitor the higher R_{BOOT} minimum resistance or even no external diode requirement. Moreover, the internal bootstrap diode has better dynamic characteristics compared to a discrete one.

6.4.4 V_{HS} supply structure and relevant UVLO protection

The energy stored in the C_{BOOT} capacitor supplies the input circuitry of the high-side driver.

The integrated fast startup VCCH regulator reduces the input V_{BO} voltage to a regulated V_{HS} (VCCH-OUT = 5 V typ.) to drive the gate with a stable and optimized V_{GS} voltage.

The fast startup features a minimized wake-up time especially during intermittent operation (burst mode).

DS15057 - Rev 1 page 18/33



High-side regulator input is the BOOT pin; regulator output is the VCCH pin, referred to OUT. Low-ESR ceramic capacitor must be connected as close as possible between VCCH and OUT (C_{VCCL} min. 47 nF, X7R, 16 V) to obtain a clean supply voltage. A slightly higher C_{VCCH} could be required to minimize V_{HS} ripple when driving high GaN Q_{G} , but the lower the C_{VCCH} the faster the startup time.

Under recommended operating conditions, VCCH regulator can provide an average current of 10 mA.

A UVLO on V_{HS} is there to prevent unsafe operations of low-side GaN.

When V_{HS} voltage reaches the V_{HSthON} threshold, the high-side driver is enabled to accept turn-on/off commands from the input logic block.

When V_{HS} voltage goes below the V_{HSthOFF} threshold, high-side gate driver output is forced low.

V_{HS} UVLO status is not signaled on the FLT pin and the low-side driver continues to operate according to inputs and other protections.

6.5 Standby

The STDRIVEG212 is designed to reduce the current consumption of both the logic portion and low-side driver when the STBY pin is pulled to GND. Low-side and high-side output are immediately set low to leave the half-bridge in a three-state, while the FLT pin is forced low, and consumption is reduced if the STBY pin is pulled to GND. The overtemperature and the comparator protections are disabled in this operating condition.

Setting the $\overline{\text{STBY}}$ pin high, the device wakes up and operation is restored: the $\overline{\text{FLT}}$ pin is released while driver's outputs are set according to inputs, providing that relevant UVLOs are not active, within t_{WL} .




Figure 13. Standby timings

6.6 Comparator with SmartSD

The STDRIVEG212 integrates a comparator committed to the fault sensing function.

The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function with an automatic OFF-time mechanism (Smart Shutdown) providing the possibility to increase the disable time after the fault event up to an arbitrary value without increasing the delay time of the protection.

The comparator has an internal voltage reference CIN_{th} connected to the inverting input, while the non-inverting input is available on the CIN pin. The output signal of the comparator is filtered from glitches shorter than $t_{CINfilter}$ and then fed to the Smart Shutdown logic.

The \overline{SD}/OD is connected to a timing capacitor C_{OD} and a pull-up to determine the output disable time of the fault event.

When an overcurrent is detected, gates are immediately turned off, the \overline{FLT} pin is forced low to signal the state to the controller, the \overline{SD}/OD pin discharges C_{OD} down to V_{SSD} and then the external pull-up charges it again. Once C_{OD} reaches V_{ih} , the gate driving restarts and \overline{FLT} is released.

DS15057 - Rev 1 page 19/33







Figure 14. Smart Shutdown timing waveforms

SMART SHUTDOWN CIRCUIT automatic off time



An approximation of the disable time is given by:

$$t_{1} \cong \tau_{1} \cdot ln \left(\frac{V_{SSD} - V_{OR}}{V_{SSD} - V_{OSD}} \right)$$

$$t_{2} \cong \tau_{2} \cdot ln \left(\frac{V_{SSD} - V_{Off}}{V_{Ih} - V_{Off}} \right)$$

$$\tau_{1} = \left(\frac{R_{ON,OD}}{R_{OD}} \right) / \left(\frac{R_{OD,ext}}{R_{OD,ext}} \right) \cdot C_{OD}$$

$$\tau_{2} = \left(\frac{R_{PD,SD}}{R_{OD,OD}} + \frac{R_{OD,ext}}{R_{OD,ext}} \right) \cdot V_{BIAS}$$

$$V_{off} = \frac{R_{PD,SD}}{R_{PD,SD} + R_{OD,ext}} \cdot V_{BIAS}$$

DS15057 - Rev 1 page 20/33



6.7 Thermal shutdown

The STDRIVEG212 provides a thermal shutdown protection feature.

When, during active mode, the junction temperature reaches the T_{TSD} temperature threshold, the device turns the driver outputs off to leaves the half-bridge in 3-state and signals this condition forcing the \overline{FLT} pin low. The status of all the input pins is ignored.

When the junction temperature is lower than T_{TSD} - T_{HYS} , the device operation is restored and the \overline{FLT} pin is released.




Figure 15. Thermal shutdown behavior

The overtemperature detection is inactive when the device is operating in standby mode or in VCC UVLO to minimize consumption. On standby mode exit or VCC UVLO exit, overtemperature requires t_{TSD} to protect against overtemperature.




Figure 16. Thermal shutdown vs. standby

DS15057 - Rev 1 page 21/33



PCB, BOM, and layout recommendations

7.1 PCB suggestions

This section lists some tips to facilitate the PCB routing of the STDRIVEG212.

7.1.1 External BOM values selection and placement

A list of recommended value ranges for some key components are reported.

The bulk capacitors required for VCC, VCCL, VCCH, and BOOT must be placed as close as possible to relevant pins and relevant references. Such capacitors must be low ESR/ESL ceramic components having rated voltages that are almost twice the maximum operating voltages to overcome the well-known value modulation versus bias voltage.

The eventual external bootstrap diode is typically not required in motor control applications but is possible. In case of external diode use, a series resistor with a value of $\geq 2.2~\Omega$ (10 Ω in case of large C_{BOOT}) is recommended to minimize the bootstrap diode peak current, EMI generation and supply rail spike generation. In case an external bootstrap diode is used, the C_{BOOT} capacitor must be placed on the PCB in such a way that the negative terminal is put as close as possible to the OUT pin: this arrangement ensures that the charging current flows in the shortest track possible. In the case of overcurrent comparator use, the user should consider the bootstrap current sums with the load current through the low-side: undesired overcurrent events could be generated especially with low R_{BOOT} values.

Turn-on resistors (RONx) need to be placed close to the IC to minimize the length of the track connected to the RONx pin.

Symbol	Function	Value (range)	Technology	Min. rating
C _{VCC}	VCC large bulk capacitor (it is normally used as bulk capacitor of controller too)	2.2 to 10 μF	EL-Cap (or X7R)	25 V
	VCC bypass capacitor	100 nF	X7R	50 V
C _{BOOT}	BOOT to OUT bypass capacitor	C _{VCCH} to 3300 nF	X7R	50 V
C _{VCCL}	VCCL to PGND bypass capacitor	47 nF to 470 nF	X7R	16 V
C _{VCCH}	VCCH to OUT bypass capacitor	47 nF to 470 nF	X7R	16 V
R _{BOOT}	Current limiting resistor of external D _{BOOT}	≥ 2.2 Ω	-	-
D _{BOOT}	External bootstrap diode (typically not required in motor control applications)	STTH1R06, STTH1R02, BAT41 or equivalent	Turbofast, ultrafast, Schottky	-

Table 7. External BOM summary

To speed-up start-up time, the user shall minimize C_{BOOT} and C_{VCCH} . Most power conversion applications are optimized using CBOOT = CVCCx = 47 nF.

Most motor control applications (depending on gate load) are optimized when using C_{VCCx} = 47 to 100 nF and C_{BOOT} = 100 to 470 nF, depending on gate charge. A larger C_{BOOT} capacitor could be rarely required in specific applications if a very long high side on-time is required. On all other applications is recommended to keep C_{BOOT} small to avoid increasing start-up time, the potential need of the additional external bootstrap diode, the diode dissipation. In extreme cases, as in all gate driver applications, excessive C_{BOOT} and small C_{VCC} can lead to VCC drops due to charge sharing when low-side turns on, detected by the VCC UVLO.

PGND must be connected to the low-side GaN (Kelvin if available) source, which creates the path to GND through the optional current shunt resistor. So, PGND shall not be directly connected to GND to avoid shorting the Kelvin connection and reducing its benefits.

OUT must be connected to the high-side GaN (Kelvin if available) source. GaN main source and Kelvin source shall not be shorted together externally to best exploit the Kelvin benefits.

VCCL and VCCH are the output access to the internal voltage regulator: forcing these pins to external voltage regulators may result in unrecoverable damage of the IC. Place the CIN comparator input filtering capacitor near STDRIVEG212 pin and on the same PCB side for proper filtering effect.

DS15057 - Rev 1 page 22/33



7.1.2 Gate resistors

The most critical layout part in a GaN design is the gate driving loop: parasitic inductance must be minimized. The path between OUTx \rightarrow R_{GATE} resistor \rightarrow GaN gate \rightarrow GaN (Kelvin) source \rightarrow PGND/OUT must be minimized. Using small 0402 resistors is recommended also as creating a small copper plane connected to PGND/OUT under the gate routing path to minimize loop inductance.

Turn-on gate resistors must be placed as close as possible to VCCH, RONH and VCCL, RONL pins.

7.1.3 Noise reduction

To minimize the noise generation during normal operation of typical applications, a few simple steps can be followed:

- 1. Connect signal GND to current shunt cold pole (or low-side source if shunt is not present) with a single star point. Signal ground consists of controller GND and signal GND of the STDRIVEG212.
- 2. If a shunt resistor is necessary, this component should have very small ELS and be placed as close as possible to the low-side source and the STDRIVEG212. A cheap alternative to a low ESL resistor consists of the parallel of multiple smaller resistors (for example, 3x 0603 SMD resistors have similar ESL of a 1020 package shunt resistor and is much lower than a 2010 standard package). On motor control applications, with low dV/dt and dI/dt, the requirement can be relaxed, but small SMD shunt resistors are still recommended to minimize ESL to remain in the recommended operating conditions range.
- 3. In the case of motor control (low dV/dt) applications requiring slowing down hard off dV/dt, a capacitor in parallel to GaN gate could be required. Place the capacitor as close as possible to the GaN pins. If ringing is observed, a resistor in series to these capacitors helps dumping ringing.
- 4. The OUT pin could be high frequency switching: it is preferable to be routed very closely to the load (in case of transformer or inductor) minimizing the overlap with any other nets. This avoids undesired parasitic capacitance and noise generation.
- 5. Components connected to BOOT, VCCH, RONH, and OUTH floats together with the OUT node. They must be placed as close as possible to the listed pins minimizing the overlap with other nets.
- 6. Keep current loops as small as possible. A high voltage ceramic capacitor connected between high voltage bus and power ground and placed as close as possible to GaN devices facilitates the reduction of such loops. In multiphase applications, a ceramic capacitor is recommended for each half-bridge. In high dV/dt hard switching applications, the high voltage ceramic capacitor ground return should be routed preferably just under, or at least beside, the low-side and high-side GaN to minimize loop inductance, ringing, and noise generation. The use of the first inner layer just under the GaN pads is the most effective. Proper dielectric thickness must be selected for the insulation between the two layers. A core foil, instead of prepreg, between the two layers is often used to ensure a more constant thickness in the PCB production process.

DS15057 - Rev 1 page 23/33



8 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package information

Table 8. QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package dimensions

Symbol	Dimensions [mm]					
Зунион	Min. Typ.		Max			
A	0.927	0.977	1.047			
A1	0.0	-	0.05			
A2	-	0.850	-			
A3	0.03	0.13	0.23			
b	0.20	0.25	0.30			
D		4 BSC				
е		0.50 BSC				
E		5 BSC				
L	0.30	0.40	0.50			
	TOLERANCE					
ccc		0.08				

Note: Package outline exclusive of metal burr dimensions.

Note: Co-planarity applies to leads, corner leads and die attach pad.

DS15057 - Rev 1 page 24/33



-[A] D В Α -[U] INDEX AREA E TOP VIEW // 0.10 C A2-18X _____ccc C SIDE VIEW 1.125Ref. 0.250Ref. _ е b 18x + 0.10@ C A B

Figure 17. QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package outline

BOTTOM VIEW

DS15057 - Rev 1 page 25/33



8.2 Suggested footprint

The STDRIVEG212 footprint for the PCB layout is usually defined based on several design factors such as assembly plant technology capabilities and board component density. For easy device usage and evaluation, STMicroelectronics provides the following footprint design, which is suitable for the largest variety of PCBs.


The following footprint indicates the copper area that should be free from the solder mask, while the copper area could extend beyond the indicated areas for device pins, especially GND, PGND, and OUT pins, which is beneficial for thermal and stray inductance minimization purposes.

A copper area connected to GND pins aids thermal dissipation, is useful to shield the input signal, and creates a low inductance, good return path for supplying capacitor currents.

A copper area connected to PGND and OUT pins running below the related components can minimize gate loop inductance for optimal gate driving and improves the return path for supply capacitor currents.

A PCB layout example is available with the STDRIVEG212 evaluation board.

Figure 18. QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, suggested footprint



DS15057 - Rev 1 page 26/33



9 Ordering information

Table 9. Order code

Order Code	Package	Package marking	Packaging
STDRIVEG212Q	QFN 4x5x1 mm	DRVG212	Tray
STDRIVEG212QTR	QFN 4x5x1 mm	DRVG212	Tape and Reel

DS15057 - Rev 1 page 27/33



Revision history

Table 10. Document revision history

Date	Version	Changes
17-Oct-2025	1	Initial release.

DS15057 - Rev 1 page 28/33



Contents

1	Bloc	k diagr	am	2
2	Турі	cal app	lication schematic	3
3	Pin o	description4		
4	Devi	Device ratings		
	4.1	Absolu	ute maximum ratings	6
	4.2	Recon	nmended operating conditions	7
	4.3	Therm	al data	7
5	Elec	trical cl	haracteristics	8
	5.1	Chara	cterization figures	11
6	Devi	ce desc	cription	13
	6.1	Device	e structure	13
		6.1.1	Logic section	13
		6.1.2	Low-side driver	13
		6.1.3	High-side driver	14
		6.1.4	Comparator and smart shutdown	14
	6.2	Truth t	able and control inputs	14
	6.3	Gate o	driving outputs and gate resistors	15
		6.3.1	Gate driving network for slow hard-off dV/dt (motor control applications)	16
	6.4	Supply	rails, LDOs, UVLO protections, and bootstrap diode	16
		6.4.1	VCC supply structure and relevant UVLO protection	
		6.4.2	V _{LS} supply structure and relevant UVLO protection	
		6.4.3	Bootstrap diode	
		6.4.4	V _{HS} supply structure and relevant UVLO protection	
	6.5	Stand	by	19
	6.6	Compa	arator with SmartSD	19
	6.7	Therm	al shutdown	21
7	PCB	, BOM,	and layout recommendations	
	7.1	PCB s	uggestions	22
		7.1.1	External BOM values selection and placement	
		7.1.2	Gate resistors	
		7.1.3	Noise reduction	
8	Pack	cage inf	formation	24
	8.1	QFN 4	x 5 x 1 mm, 18 leads, 0.5 mm pitch, package information	24
	8.2	Sugge	sted footprint	26

STDRIVEG212



Contents

9	Ordering information	27
Rev	ision history	28
List	of tables	31
List	of figures	32





List of tables

Table 1.	STDRIVEG212 pin list	4
Table 2.	Absolute maximum ratings	6
Table 3.	Recommended operating conditions	7
	Thermal data	
Table 5.	Electrical characteristics	8
Table 6.	Truth table	14
Table 7.	External BOM summary	22
Table 8.	QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package dimensions	24
Table 9.	Order code	27
Table 10.	Document revision history	28

DS15057 - Rev 1 page 31/33





List of figures

Figure 1.	STDRIVEG212 block diagram	. 2
Figure 2.	Typical application schematic	. 3
Figure 3.	STDRIVEG212 pin connection	. 4
Figure 4.	Timing definitions	11
Figure 5.	I _{SVCC} vs frequency (high range)	12
Figure 6.	I _{SVCC} vs frequency (low range)	12
Figure 7.	I _{SBO} vs frequency (high range)	12
Figure 8.	I _{SBO} vs frequency (low range)	12
Figure 9.	STDRIVEG212 simplified block diagram	13
Figure 10.	Gate driver output and gate resistor tuning for differentiated turn-on/off	15
Figure 11.	Hard-off dV/dt limiting gate driving network	
Figure 12.	Typical bootstrap diode characteristics	18
Figure 13.	Standby timings	19
Figure 14.	Smart Shutdown timing waveforms	20
Figure 15.	Thermal shutdown behavior	21
Figure 16.	Thermal shutdown vs. standby	
Figure 17.	QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, package outline	
Figure 18.	QFN 4 x 5 x 1 mm, 18 leads, 0.5 mm pitch, suggested footprint	26

DS15057 - Rev 1 page 32/33



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS15057 - Rev 1 page 33/33