


Triple half-bridge high-voltage gate driver



SO-28



Product status link

[STDRIVE631P](#)

Product label



Features

- High voltage rail up to 600 V
- Driver current capability:
 - 1.0 A source current @ 25 °C
 - 0.85 A sink current @ 25 °C
- dV/dt transient immunity ± 50 V/ns
- Gate driving voltage range from 9 V to 20 V
- Overall input-output propagation delay: 85 ns
- Matched propagation delay for all channels
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis (positive logic)
- Integrated bootstrap diodes
- Comparator for fast over current protection
- Smart shutdown function
- Interlocking and deadtime function
- Dedicated enable pin
- UVLO function on low-side and high-sides

Applications

- 3-phase motor drives
- Inverters

Description

The **STDRIVE631P** is a high-voltage device that extends the STDRIVE product family. It integrates three half-bridge gate drivers for N-channel power MOSFETs and IGBTs. The device is suitable for three-phase applications.

All device outputs can sink and source 1.0 A and 0.85 A respectively. Prevention from cross conduction is ensured by interlocking and deadtime function.

The device has dedicated input pins for each output and a shutdown pin. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing with control devices. Matched delays between low-side and high-side sections guarantee no cycle distortion and allow high frequency operation.


The STDRIVE631P embeds a comparator featuring advanced SmartSD function also integrated in the device, ensuring fast and effective protection against fault events like overcurrent, overtemperature, etc.

Dedicated UVLO protection on the low-sides and each of the high-side driving sections prevents the power switches from operating in low efficiency or dangerous conditions.

The integrated bootstrap diodes as well as all of the integrated features of this IC make the application PCB design easier, more compact and simpler, thus reducing the overall bill of material.

The device is available in SO-28 package.

1 Block diagram

Figure 1. Block diagram


2 Pin description and connection diagram

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin #	Pin Name	Type	Function
1	VCC	Power Supply	Low-side and logic supply voltage
2	HIN1	Logic Input	High-side driver logic input 1
3	HIN2	Logic Input	High-side driver logic input 2
4	HIN3	Logic Input	High-side driver logic input 3
5	LIN1	Logic Input	Low-side driver logic input 1
6	LIN2	Logic Input	Low-side driver logic input 2
7	LIN3	Logic Input	Low-side driver logic input 3
8	$\overline{\text{FAULT}}$	OD Output	Fault output
9	CIN	Analog Input	Comparator positive input
10	EN	Logic Input	Enable input, active high
11	OD	OD Output	SmartSD timing Open Drain output, unlatch and restart input
12	SGND	Power Supply	Signal ground
13	PGND	Power Supply	Low-side driver ground
14	LVG3 ⁽¹⁾	Analog Output	Low-side driver output 3
15	LVG2 ⁽¹⁾	Analog Output	Low-side driver output 2
16	LVG1 ⁽¹⁾	Analog Output	Low-side driver output 1
17, 21 25	N.C.	-	Not Connected
18	OUT3	Power Supply	High-side (floating) common voltage driver 3
19	HVG3 ⁽¹⁾	Analog Output	High-side driver output 3
20	BOOT3	Power Supply	Bootstrap supply voltage 3
22	OUT2	Power Supply	High-side (floating) common voltage driver 2
23	HVG2 ⁽¹⁾	Analog Output	High-side driver output 2

Pin #	Pin Name	Type	Function
24	BOOT2	Power Supply	Bootstrap supply voltage 2
26	OUT1	Power Supply	High-side (floating) common voltage driver 1
27	HVG1 ⁽¹⁾	Analog Output	High-side driver output 1
28	BOOT1	Power Supply	Bootstrap supply voltage 1

1. The circuit guarantees less than 1 V on the LVG and HVG pins (at $I_{sink} = 10 \text{ mA}$), with V_{CC} or $V_{BO} > 3 \text{ V}$. This allows omitting the “bleeder” resistor connected between the gate and the source of the external MOSFETs normally used to hold the pin low.

3 Device ratings

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Note: Each voltage referred to SGND unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
VCC	Logic supply voltage	-0.3	21	V
V _{PGND}	Low-side driver ground	VCC - 21	VCC + 0.3	V
V _{PS} ⁽¹⁾	Low-side drivers ground	-21	21	V
V _{OUT}	Output voltage	V _{BOOT} - 21	V _{BOOT} + 0.3	V
V _{BOOT}	Bootstrap voltage	- 0.3	620	V
V _{HVG}	High-side gate output voltage	V _{OUT} - 0.3	V _{BOOT} + 0.3	V
V _{LVG}	Low-side gate output voltage	V _{PGND} - 0.3	VCC + 0.3	V
V _{CIN}	Comparator input voltage	- 0.3	20	V
V _i	Logic input voltage ⁽²⁾	- 0.3	15	V
V _{OD}	OD pin voltage	- 0.3	21	V
V _{FAULT}	FAULT pin voltage	- 0.3	21	V
dV _{OUT} /dt	Common mode transient Immunity	-	50	V/ns
T _J	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-50	150	°C
ESD	HBM (Human Body Model) ANSI/ESDA/JEDEC JS-001-2017	-	2	kV
	CDM (Charged Device Model) ANSI/ESDA/JEDEC JS-002-2018	-	1.5	kV

1. V_{PS} = PGND - SGND.

2. EN, LINx, HINx.

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{th(JA)}	Thermal resistance junction to ambient ⁽¹⁾	52	°C/W

1. JEDEC 2s2p PCB in still air.

3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Note: Each voltage referred to SGND unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
VCC	Logic supply voltage	9.5	20	V
V _{LS} ⁽¹⁾	Low-side drivers supply voltage	4	20	V
V _{PS} ⁽²⁾	Low-side drivers ground	-5	5	V
V _{BO} ⁽³⁾	Floating supply voltage ⁽³⁾	9	20	V
V _{OUT}	DC Output voltage	-10 ⁽⁴⁾	580	V
V _{CIN}	Comparator input voltage	0	15	V
V _i	Logic input voltage	0	15	V
V _{OD}	OD pin voltage	0	20	V
V _{FAULT}	$\overline{\text{FAULT}}$ pin voltage	0	20	V
f _{SW} ⁽⁵⁾	Maximum switching frequency	-	800	kHz
PW ⁽⁶⁾	Minimum input pulse width	100	-	ns
T _J	Junction temperature	-40	125	°C

1. $V_{LS} = VCC - PGND$
2. $V_{PS} = PGND - SGND$.
3. $V_{BO} = BOOT - OUT$.
4. $VCC = 9.5\text{ V}$, LVG off. Logic is operational if $V_{BOOT} > 5\text{ V}$.
5. Actual maximum F_{SW} depends on power dissipation.
6. Pulse width on LIN or HIN pins. See Figure 1.

4 Electrical characteristics

Test conditions: $V_{CC} = 15\text{ V}$; $PGND = SGND$; $T_J = +25\text{ }^\circ\text{C}$, unless otherwise specified.

HIN is referred to channels $HIN1$, $HIN2$, $HIN3$; LIN is referred to channels $LIN1$, $LIN2$, $LIN3$.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Low-side section supply						
$V_{CC_{THON}}$	VCC UVLO turn-on threshold	-	8	8.5	9	V
$V_{CC_{THOFF}}$	VCC UVLO turn-off threshold	-	7.5	8	8.5	V
$V_{CC_{HYS}}$	VCC UVLO hysteresis	-	0.4	0.5	0.6	V
I_{QCCU}	VCC undervoltage quiescent supply current	$V_{CC} = 7\text{ V}$ $EN = 5\text{ V}$, $CIN = SGND$ LVG & HVG: OFF	-	430	744	μA
I_{QCC}	VCC quiescent supply current	$EN = 5\text{ V}$, $CIN = SGND$ LVG & HVG: OFF	-	950	1450	μA
High-side floating section supply ⁽¹⁾						
V_{BOTHON}	V_{BO} UVLO turn-on threshold	-	7.5	8	8.5	V
$V_{BOTHOFF}$	V_{BO} UVLO turn-off threshold	-	7	7.5	8	V
V_{BOHYS}	V_{BO} UVLO hysteresis	-	0.4	0.5	0.6	V
I_{QBOU}	V_{BO} undervoltage quiescent supply current	$V_{CC} = V_{BO} = 6.5\text{ V}$, $EN = 5\text{ V}$ $CIN = SGND$ LVG OFF, HVG = ON	-	25	62	μA
I_{QBO}	V_{BO} quiescent supply current	$V_{BO} = 15\text{ V}$, $EN = 5\text{ V}$ $CIN = SGND$ LVG OFF, HVG = ON	-	84	150	μA
I_{LK}	High voltage leakage current	BOOT = HVG = OUT = 620 V	-	-	15	μA
R_{Dboot}	Bootstrap Diode on resistance ⁽²⁾	$V_{F1} = 3\text{ V}$, $V_{F2} = 5\text{ V}$, LVG = HIGH	-	215	-	Ω
V_{Fboot}	Active bootstrap diode drop voltage	$I_F = 0.5\text{ mA}$, LVG = HIGH ⁽³⁾	-	0.1	-	V
I_{Fboot}	Bootstrap diode forward current	$V_F = 5\text{ V}$ ⁽³⁾	-	25	-	mA
Output driving buffers						
I_{SO}	High/Low-side source peak current	$T_J = 25\text{ }^\circ\text{C}$	0.88	1.0	-	A
		Full temperature range ⁽³⁾	0.72	-	-	A
I_{SI}	High/Low-side sink peak current	$T_J = 25\text{ }^\circ\text{C}$	0.71	0.85	-	A
		Full temperature range ⁽³⁾	0.51	-	-	A
R_{DSonON}	High/Low-side source R_{DSon}	$I = 10\text{ mA}$	5.0	6.4	7.6	Ω
$R_{DSonOFF}$	High/Low-side sink R_{DSon}	$I = 10\text{ mA}$	5.5	6.7	8.0	Ω
Logic Inputs						
V_{il}	Low level logic threshold voltage	-	0.8	-	1.4	V
V_{ih}	High level logic threshold voltage	-	1.8	-	2.3	V
V_{hyst}	Logic input threshold hysteresis	-	0.8	-	1.2	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{SSDh}	SmartSD restart threshold	-	3.5	4	4.3	V
V _{SSDI}	SmartSD unlatch threshold	-	0.40	0.56	0.75	V
I _{LINh}	LIN logic "1" input bias current	V _{LINx} = 15 V	115	150	200	μA
I _{LINI}	LIN logic "0" input bias current	V _{LINx} = 0 V	-	-	1	μA
I _{HINh}	HIN logic "1" input bias current	V _{HINx} = 15 V	115	150	200	μA
I _{HINI}	HIN logic "0" input bias current	V _{HINx} = 0	-	-	1	μA
R _{PD_IN}	Logic input pull-down resistor	-	75	100	130	kΩ
I _{ENh}	EN logic "1" input bias current	V _{EN} = 15 V	110	150	200	μA
I _{ENI}	EN logic "0" input bias current	V _{EN} = 0 V	-	-	1	μA
R _{PD_EN}	EN pull-down resistor	-	75	100	125	kΩ
Sense comparator ⁽⁴⁾ and FAULT						
V _{REF}	Internal voltage reference	-	410	460	510	mV
C _{INhyst}	Comparator input hysteresis	-	40	70	-	mV
C _{IN_PD}	Comparator input pull- down current	V _{CIN} = 1 V	7	10	13	μA
I _{OD}	OD internal current source	-	2.5	5	7.5	μA
R _{ON_OD}	OD On resistance	I _{OD} = 16 mA	19	25	36	Ω
I _{OL_OD}	OD low level sink current	V _{OD} = 400 mV	11	16	21	mA
I _{SAT_OD}	OD saturation current	V _{OD} = 5 V	-	95	-	mA
V _{FLOAT_OD}	OD floating voltage level	OD connected only to an external capacitance	4.4	4.8	5.2	V
R _{ON_F}	FAULT ON resistance	I _{FAULT} = 8 mA	-	50	100	Ω
I _{OL_F}	FAULT low level sink current	V _{FAULT} = 400 mV	4	8	12	mA
t _{OD}	Comparator propagation delay	R _{pu} = 100 kΩ to 5 V voltage step on CIN = 0 to 3.3 V 50% CIN to 90% OD	-	350	500	ns
t _{CIN-F}	Comparator triggering to FAULT	voltage step on CIN = 0 to 3.3 V; 50% CIN to 90% FAULT	-	350	500	ns
t _{CINoff}	Comparator triggering to high/low-side driver propagation delay	voltage step on CIN = 0 to 3.3 V 50% CIN to 90% LVG/HVG	-	360	510	ns
t _{FCIN}	Comparator input filter time	-	200	300	400	ns
SR	OD Slew rate	C _L = 1 nF, R _{pu} = 33 kΩ to 5 V 90% to 10% OD	20	60	100	V/μs
Dynamic characteristics						
t _{on}	High/Low-side driver turn-on propagation delay	OUT = 0 V	45	85	120	ns
t _{off}	High/Low-side driver turn-off propagation delay	BOOT = VCC C _L = 1 nF	45	85	120	ns
t _{EN}	Enable to high/low- side driver propagation delay	V _{in} = 0 to 3.3 V	245	385	520	ns
t _{FIN}	LIN, HIN input filter time	-	30	40	50	ns
t _{FEN}	EN input filter time	-	200	300	400	ns

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t_r	Rise time	$C_L = 1 \text{ nF}$	-	19	-	ns
t_f	Fall time	$C_L = 1 \text{ nF}$	-	17	-	ns
MT	Delay matching high/low side turn- on/off ⁽⁵⁾	-	-	0	30	ns
DT	Deadtime	$C_L = 1 \text{ nF}$	200	300	400	ns
MD	Matching deadtime ⁽⁶⁾	$C_L = 1 \text{ nF}$	-	0	50	ns

- $V_{BO} = \text{BOOT} - \text{OUT}$; $V_F = \text{VCC} - \text{BOOT}$.
- $R_{Dboot} = (V_{F2} - V_{F1}) / (I_{F2} - I_{F1})$
- Not tested in production: value by characterization on a limited number of samples
- Comparator is disabled when VCC is in UVLO condition.
- $MT = \max. (|t_{on}(LVG) - t_{off}(LVG)|, |t_{on}(HVG) - t_{off}(HVG)|, |t_{off}(LVG) - t_{on}(HVG)|, |t_{off}(HVG) - t_{on}(LVG)|)$.
- $MDT = |DT_{LH} - DT_{HL}|$, refer to [Section 4: Electrical characteristics](#)




Figure 3. Propagation delay timing definition


Figure 4. Deadtime timing definitions

Figure 5. Deadtime and interlocking waveforms definition


5 Functional description

5.1 Inputs and outputs

The devices are controlled through the following logic inputs:

- EN: Enable input, active high;
- LIN: low-side driver inputs, active high;
- HIN: high-side driver inputs, active high.

Table 6. Inputs truth table

Note: Applicable when device is not in UVLO or SmartSD protection

Input pins			Output pins	
EN	LIN	HIN	LVG	HVG
L	X	X	Low	Low
H	L	L	Low	Low
H	H	L	High	Low
H	L	H	Low	High
H	H	H	Low ⁽¹⁾	Low ⁽¹⁾

1. Interlocking

The $\overline{\text{FAULT}}$ and OD pins are open-drain outputs.

The $\overline{\text{FAULT}}$ signal is set low in case VCC UVLO is detected, or in case the SmartShutDown comparator triggers an event. It is only used to signal a UVLO or SmartSD activation to external circuits, and its state does not affect the behavior of other functions or circuits inside the driver. The OD behavior is explained in Section 5.5.

When EN is set low, gate driver outputs are forced low and assure low impedance.

5.2 Deadtime

The deadtime feature, in companion with interlocking feature, guarantees that driver outputs of the same channel are not high simultaneously and at least a DT time passes between the turn-off of one driver's output and the turn-on of the companion output of the same channel. If a deadtime longer than the internal DT is applied to LIN and HIN inputs by the external controller, the internal DT is ignored, and the outputs follow the deadtime determined by the inputs.

Refer to Figure 4 for the dead time and interlocking waveforms.

5.3 VCC UVLO protection

Undervoltage protection is available on VCC and BOOT supply pins. In order to avoid intermittent operation, a hysteresis set the turn-off threshold with respect to the turn-on threshold.

When VCC voltage goes below $V_{\text{CC_THOFF}}$ threshold all the outputs are switched off, both LVG and HVG. When VCC voltage reaches $V_{\text{CC_THON}}$ threshold the driver returns to normal operation and sets the LVG outputs according to actual input pins status; HVG is also set according to input pin status if the corresponding V_{BO} section is not in UVLO condition.

The $\overline{\text{FAULT}}$ output is kept low when VCC is in UVLO condition. The following figures show some examples of typical operation conditions.

Figure 6. VCC power ON and UVLO, LVG timing

Fault pin connected to external pull-up.





Figure 7. VCC power ON and UVLO, HVG timing

Fault pin connected to external pull-up.



5.4 VBO UVLO protection

Dedicated undervoltage protection is available on each bootstrap section between BOOTx and OUTx supply pins. In order to avoid intermittent operation, a hysteresis sets the turn-off threshold with respect to the turn-on threshold.

When V_{BO} voltage goes below $V_{BOTHOFF}$ threshold, the HVG output of corresponding bootstrap section is switched off. When V_{BO} voltage reaches V_{BOTHON} threshold device returns to normal operation and the output remains off up to the next input pins transition that requests HVG to turn on.

Figure 8. V_{BO} power-ON and UVLO timing



5.5 Comparator and smart shutdown

This device integrates a comparator committed to the fault protection function, thanks to the SmartShutDown (SmartSD) circuit.

The SmartSD architecture allows immediate turn-off of the gate driver outputs in the case of overload or overcurrent condition, by minimizing the propagation delay between the fault detection event and the actual output switch-off. In fact, the time delay between the fault detection and the output turn-off is not dependent on the value of the external components connected to the OD pin, which are only used to set the duration of disable time after the fault.

This provides the possibility to increase the duration of the *output disable time* after the fault event up to very large values without increasing the delay time of the protection. The duration of the disable time is determined by the values of the external capacitor C_{OD} and of the optional pull-up resistor connected to OD pin.

The comparator has an internal voltage reference V_{REF} connected to the inverting input, while the non-inverting input is available on the CIN pin. The comparator CIN input can be connected to an external shunt resistor in order to implement a fast and simple overcurrent protection function. The output signal of the comparator is filtered from glitches shorter than t_{FCIN} and then fed to the SmartSD logic.

If the impulse on CIN pin is higher than V_{REF} and wider than t_{FCIN} , the SmartSD logic is triggered and immediately sets all of the driver outputs to low-level (OFF).

At the same time, \overline{FAULT} is forced low to signal the event (for example to an MCU input) and OD starts to discharge the external C_{OD} capacitor used to set the duration of the output disable time of the fault event.

The \overline{FAULT} pin is released and driver outputs restart following the input pins as soon as the *output disable time* expires.

The overall disable time is composed of two phases:

- The *OD unlatch time* (t_1 in Figure 9), which is the time required to discharge C_{OD} capacitor down to V_{SSDI} threshold. The discharge starts as soon as the SmartSD comparator is triggered.
- The *OD restart time* (t_2 in Figure 9), which is the time required to recharge the C_{OD} capacitor up to the V_{SSDh} threshold. The recharge of C_{OD} starts when the OD internal MOSFET is turned-off, which happens when the fault condition has been removed ($C_{IN} < V_{REF} - C_{INHyst}$) and the voltage on OD reaches the V_{SSDI} threshold. This time normally covers most of the overall output disable time.

If no external pull-up is connected to OD, the external C_{OD} capacitor is discharged with a time constant defined by C_{OD} and the internal MOSFET's characteristic (Eq. (1)), and the *Restart time* is determined by the internal current source I_{OD} and by C_{OD} (Eq. (2)).

$$t_1 \cong R_{ON_OD} \cdot C_{OD} \cdot \ln\left(\frac{V_{OD}}{V_{SSDI}}\right) \quad (1)$$

$$t_2 \cong \frac{C_{OD} \cdot V_{SSDh}}{I_{OD}} \cdot \ln\left(\frac{V_{SSDI} - V_{OD}}{V_{SSDh} - V_{OD}}\right) \quad (2)$$


In case the OD pin is connected to VCC by an external pull-up resistor R_{OD_ext} , the OD discharge time is determined by the external network $R_{OD_ext} C_{OD}$ and by the internal MOSFET's R_{ON_OD} (Eq. (3)), while the *Restart time* is determined by current in R_{OD_ext} (Eq. (4)).

$$t_1 \cong C_{OD} \cdot (R_{OD_ext} // R_{ON_OD}) \cdot \ln\left(\frac{V_{OD} - V_{on}}{V_{SSDI} - V_{on}}\right) \quad (3)$$


$$t_1 \cong C_{OD} \cdot R_{OD_ext} \cdot \ln\left(\frac{V_{SSDI} - V_{OD}}{V_{SSDh} - V_{OD}}\right) \quad (4)$$

Where:

$$V_{on} = \frac{R_{ON_OD}}{R_{ON_ext} + R_{ON_OD}} \cdot V_{OD} = V_{CC}$$


Figure 9. Smart shutdown timing waveforms


SMART SHUTDOWN CIRCUIT



6 Typical application diagram

Figure 10. Typical application diagram



7 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 SO-28 package information

Table 7. SO-28 package dimensions

Dim.	Min.	Typ.	Max.
	[mm]		
A	2.35	-	2.65
A1	0.10	-	0.30
B	0.33	-	0.51
C	0.23	-	0.32
D	17.70	-	18.10
E	7.40	-	7.60
e	-	1.27	-
H	10.00	-	10.65
h	0.25	-	0.75
L	0.40	-	1.27
k	0°	-	8°
ddd	-	-	0.10

Figure 11. SO-28 mechanical data





Figure 12. SO-28 suggested land pattern



8 Ordering information

Table 8. Order codes

Order code	Package	Package marking	Packing
STDRIVE631P	SO-28	STDRIVE631P	Tube
STDRIVE631PTR	SO-28	STDRIVE631P	Tape and reel

Revision history

Table 9. Document history

Date	Revision	Changes
20-Mar-2026	1	Initial release.

Contents

1	Block diagram	2
2	Pin description and connection diagram	3
3	Device ratings	5
3.1	Absolute maximum ratings	5
3.2	Thermal data	5
3.3	Recommended operating conditions	6
4	Electrical characteristics	7
5	Functional description	11
5.1	Inputs and outputs	11
5.2	Dedtime	11
5.3	VCC UVLO protection	11
5.4	VBO UVLO protection	13
5.5	Comparator and smart shutdown	13
6	Typical application diagram	16
7	Package information	17
7.1	SO-28 package information	17
8	Ordering information	19
	Revision history	20
	List of tables	22
	List of figures	23

List of tables

Table 1.	Pin description	3
Table 2.	Absolute maximum ratings	5
Table 3.	Thermal data	5
Table 4.	Recommended operating conditions	6
Table 5.	Electrical characteristics	7
Table 6.	Inputs truth table	11
Table 7.	SO-28 package dimensions	17
Table 8.	Order codes	19
Table 9.	Document history	20

List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin connection (top view)	3
Figure 3.	Propagation delay timing definition	9
Figure 4.	Deadtime timing definitions	10
Figure 5.	Deadtime and interlocking waveforms definition	10
Figure 6.	VCC power ON and UVLO, LVG timing	12
Figure 7.	VCC power ON and UVLO, HVG timing	12
Figure 8.	V _{BO} power-ON and UVLO timing	13
Figure 9.	Smart shutdown timing waveforms	15
Figure 10.	Typical application diagram	16
Figure 11.	SO-28 mechanical data	17
Figure 12.	SO-28 suggested land pattern	18

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers’ market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved