

## 150 V half-bridge gate driver for automotive applications



SO-8




### Product status link

[A2387](#)

### Product label



### Features

- AEC-Q100 qualified 
- High voltage rail up to 150 V
- dV/dt transient immunity  $\pm 50$  V/ns in full temperature range
- Driver current capability:
  - 400 mA source
  - 650 mA sink
- Switching times 50/30 ns rise/fall with 1 nF load
- CMOS/TTL Schmitt-trigger inputs with hysteresis and pull down
- Internal bootstrap diode
- Outputs in phase with inputs
- Interlocking function

### Application

- HID ballasts
- DC-DC converters
- On-board charger (OBC)
- Automotive HVAC compressor modules
- Fans and pumps

### Description


The **A2387** is a single chip half-bridge gate driver for N-channel power MOSFETs or IGBTs.

The high-side (floating) section is designed to stand a voltage rail of up to 150 V. The logic inputs are CMOS/TTL compatible for easy interfacing of the microcontroller or DSP.

The A2387 features supply UVLO protection and interlocking to avoid cross-conduction conditions. It operates in the temperature range -40 °C to 125 °C.


## 1 Block diagram

Figure 1. A2387 block diagram



## 2 Pin description

**Figure 2. Pin connection**



**Table 1. Pin description**

| Pin N. | Name               | Type | Function                            |
|--------|--------------------|------|-------------------------------------|
| 1      | LIN                | I    | Low-side driver logic input         |
| 2      | HIN                | I    | High-side driver logic input        |
| 3      | VCC                | P    | Low voltage power supply            |
| 4      | GND                | P    | Ground                              |
| 5      | LVG <sup>(1)</sup> | O    | Low-side driver output              |
| 6      | OUT                | P    | High-side driver floating reference |
| 7      | HVG <sup>(1)</sup> | O    | High-side driver output             |
| 8      | BOOT               | P    | Bootstrap supply voltage            |

1. The circuit provides less than 1 V on the LVG and HVG pins (at  $I_{sink} = 10 \text{ mA}$ ). This allows the omitting of the “bleeder” resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low.

## 3 Electrical data

### 3.1 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 2 may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability. All voltages referred to ground pins unless otherwise specified.

**Table 2. Absolute maximum ratings**

| Symbol                | Parameter  | Value   | Unit |
|-----------------------|--|---|------|
| VCC                   | Supply voltage                                     | -0.3 to 18                                      | V    |
| V <sub>OUT</sub>      | Output voltage                                     | V <sub>BOOT</sub> -18 to V <sub>BOOT</sub> +0.3 | V    |
| V <sub>BOOT</sub>     | Bootstrap voltage                                  | -0.3 to 168                                     | V    |
| V <sub>HVG</sub>      | High-side gate output voltage                      | V <sub>OUT</sub> -0.3 to V <sub>BOOT</sub> +0.3 | V    |
| V <sub>LVG</sub>      | Low-side gate output voltage                       | -0.3 to VCC+0.3                                 | V    |
| V <sub>i</sub>        | Logic input voltage                                | -0.3 to VCC+0.3                                 | V    |
| dV <sub>OUT</sub> /dt | Allowed output slew rate                           | 50  | V/ns |
| P <sub>tot</sub>      | Total power dissipation (T <sub>amb</sub> = 85 °C) | 750   | mW   |
| T <sub>j</sub>        | Junction temperature                               | 150   | °C   |
| T <sub>stg</sub>      | Storage temperature                                | -50 to 150                                      | °C   |
| ESD                   | Human body model                                   | 2   | kV   |

### 3.2 Recommended operating conditions

All voltages referred to ground pins unless otherwise specified. The junction temperature must be maintained within recommended operating conditions with proper thermal design.

**Table 3. Recommended operating conditions**

| Symbol                         | Pin   | Parameter               | Test condition                      | Min.              | Max. | Unit |
|--------------------------------|-------|-------------------------|-------------------------------------|-------------------|------|------|
| VCC                            | 3     | Supply voltage          |                                     | 6.3               | 17   | V    |
| V <sub>BO</sub> <sup>(1)</sup> | 8 - 6 | Floating supply voltage |                                     |                   | 17   | V    |
| V <sub>OUT</sub>               |       | Output voltage          |                                     | -6 <sup>(2)</sup> | 150  | V    |
| f <sub>SW</sub>                |       | Switching frequency     | HVG, LVG load C <sub>L</sub> = 1 nF |                   | 400  | kHz  |
| T <sub>j</sub>                 |       | Junction temperature    |                                     | -40               | 125  | °C   |

1. V<sub>BO</sub> = V<sub>BOOT</sub> - V<sub>OUT</sub>

2. LVG off. VCC = 12 V

### 3.3 Thermal data

**Table 4. Thermal data**

| Symbol               | Parameter                              | Value | Unit |
|----------------------|--|-------|------|
| R <sub>th(J-A)</sub> | Thermal resistance junction-to-ambient | 150   | °C/W |

## 4 Electrical characteristics

Testing conditions: ,  $V_{CC} = 15\text{ V}$ ;  $T_j = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ , unless otherwise specified.

**Table 5. Electrical characteristics**


| Symbol  | Parameter                                       | Test conditions                                     | Min. | Typ. | Max. | Unit          |
|---|---|---|------|------|------|---------------|
| <b>Logic section supply</b>                               |   |   |      |      |      |               |
| $V_{CCthON}$  | VCC UVLO turn-ON threshold                      |   | 5.5  | 6.0  | 6.3  | V             |
| $V_{CCthOFF}$   | VCC UVLO turn-OFF threshold                     |   | 5.0  | 5.5  | 6.0  | V             |
| $V_{CChys}$   | VCC UVLO hysteresis                             |   | 0.3  | 0.5  | 0.7  | V             |
| $I_{QCC}$   | VCC quiescent supply current                    |   |      | 250  | 320  | $\mu\text{A}$ |
| $I_{QCCU}$  | VCC undervoltage supply current                 | $V_{CC} \leq 5.0\text{ V}$                          |      | 150  | 220  | $\mu\text{A}$ |
| <b>Bootstrapped supply voltage section <sup>(1)</sup></b> |   |   |      |      |      |               |
| $I_{QBO}$   | $V_{BO}$ quiescent current                      | HVG ON  |      |      | 100  | $\mu\text{A}$ |
| $I_{LK}$  | High voltage leakage current                    | $V_{HVG} = V_{OUT} = V_{BOOT} = 150\text{ V}$       |      |      | 10   | $\mu\text{A}$ |
| $R_{DBOOT}$   | Bootstrap diode on-resistance <sup>(2)</sup>    | LVG ON  |      | 125  |      | $\Omega$      |
| <b>Output driving buffers</b>                             |   |   |      |      |      |               |
| $I_{SO}$  | High/low-side source short circuit current      | $V_{IN} = V_{ih}$ ( $t_p < 10\text{ }\mu\text{s}$ ) | 300  | 400  |      | mA            |
| $I_{SI}$  | High/low-side sink short circuit current        | $V_{IN} = V_{ih}$ ( $t_p < 10\text{ }\mu\text{s}$ ) | 450  | 650  |      | mA            |
| <b>Logic inputs</b>                                       |   |   |      |      |      |               |
| $V_{ih}$  | High level logic threshold voltage              |   | 3.2  |      |      | V             |
| $V_{il}$  | Low level logic threshold voltage               |   |      |      | 1.4  | V             |
| $I_{ih}$  | High level logic input current                  | $V_{IN} = 15\text{ V}$                              | 8    | 20   | 40   | $\mu\text{A}$ |
| $I_{il}$  | Low level logic input current                   | $V_{IN} = 0\text{ V}$                               |      |      | 1    | $\mu\text{A}$ |
| <b>Dynamic characteristics (see Figure 3)</b>             |   |   |      |      |      |               |
| $t_{on}$  | High/low-side driver turn-on propagation delay  | $V_{OUT} = 0\text{ V}$ , $V_{BOOT} = V_{CC}$        | 40   | 120  | 240  | ns            |
| $t_{off}$   | High/low-side driver turn-off propagation delay | $C_L = 1\text{ nF}$                                 | 40   | 110  | 210  | ns            |
| $t_r$   | Rise time                                       | $C_L = 1\text{ nF}$                                 |      | 50   | 100  | ns            |
| $t_f$   | Fall time                                       |   |      | 30   | 80   | ns            |

1.  $V_{BO} = V_{BOOT} - V_{OUT}$

2.  $R_{DBOOT}$  is tested in the following way:

$$R_{DBOOT} = \frac{(V_{CC} - V_{BOOT1}) - (V_{CC} - V_{BOOT2})}{I_1(V_{CC}, V_{BOOT1}) - I_2(V_{CC}, V_{BOOT2})}$$

**Figure 3. Timing of input-output signals; turn-on and off propagation delays**



## 5 Input logic


The A2387 input logic is VCC (17 V) compatible.

An interlocking feature is offered (see Table 6) to avoid undesired simultaneous turn-on of both power switches.

**Table 6. Truth table**

| INPUT |     | OUTPUT |     |
|-------|-----|--------|-----|
| HIN   | LIN | HVG    | LVG |
| 0     | 0   | 0      | 0   |
| 0     | 1   | 0      | 1   |
| 1     | 0   | 1      | 0   |
| 1     | 1   | 0      | 0   |

**Figure 4. Timing of input/output signals; interlocking waveforms definition**




## 6 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high-voltage fast recovery diode (Figure 5 a).

In the A2387 device a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low-side driver (LVG), with a diode in series, as shown in Figure 5 b. An internal charge pump (Figure 5 b) provides the DMOS driving voltage.

**Figure 5. Bootstrap driver**



### 6.1 C<sub>BOOT</sub> selection and charging

To choose the proper C<sub>BOOT</sub> value the external MOS can be seen as an equivalent capacitor. This capacitor C<sub>EXT</sub> is related to the MOS total gate charge:

**Equation 1**

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}} \quad (1)$$

The ratio between the capacitors C<sub>EXT</sub> and C<sub>BOOT</sub> is proportional to the cyclical voltage loss. It must be: C<sub>BOOT</sub> >> C<sub>EXT</sub>.

For example: if Q<sub>gate</sub> is 30 nC and V<sub>gate</sub> is 10 V, C<sub>EXT</sub> is 3 nF. With C<sub>BOOT</sub> = 100 nF the drop would be 300 mV.

If HVG must be supplied for a long period, the C<sub>BOOT</sub> selection must take into account also the leakage and quiescent losses.

For example: HVG steady-state consumption is lower than 100 μA, therefore, if HVG t<sub>on</sub> is 5 ms, C<sub>BOOT</sub> must supply 0.5 μC to C<sub>EXT</sub>. This charge on a 1 μF capacitor means a voltage drop of 0.5 V.

The internal bootstrap driver offers a big advantage: the external fast recovery diode can be avoided (it usually has very high leakage current).

This structure can work only if V<sub>OUT</sub> is close to GND (or lower) and, in the meantime, the LVG is on. The charging time (t<sub>charge</sub>) of the C<sub>BOOT</sub> is the time in which both conditions are fulfilled and it must be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS R<sub>DBOOT</sub> (typical value: 125 Ω). This drop can be neglected at low switching frequency, but it should be taken into account when operating at high switching frequency.

Eq. (2) is useful to compute the drop on the bootstrap DMOS:

**Equation 2**

$$V_{drop} = I_{charge} \cdot R_{DBOOT} \rightarrow V_{drop} = \frac{Q_{gate}}{t_{charge}} \cdot R_{DBOOT} \quad (2)$$

where Q<sub>gate</sub> is the gate charge of the external power MOS, R<sub>DBOOT</sub> is the ON-resistance of the bootstrap DMOS, and t<sub>charge</sub> is the charging time of the bootstrap capacitor.

For example: using a power MOS with a total gate charge of 30 nC, the drop on the bootstrap DMOS is about 1 V, if the t<sub>charge</sub> is 5 μs. In fact:




**Equation 3**

$$V_{drop} = \frac{30 \text{ nC}}{5 \mu\text{s}} \cdot 125 \Omega \sim 0.8 \text{ V} \quad (3)$$


$V_{drop}$  should be taken into account when the voltage drop on  $C_{BOOT}$  is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

## 7 Typical characteristics


**Figure 6. Typical rise and fall times vs load capacitance**




**Figure 7. Quiescent current vs supply voltage**




**Figure 8. Turn-on time vs temperature**




**Figure 9. Turn-off time vs. temperature**



**Figure 10. Output source current vs temperature**



**Figure 11. Output sink current vs temperature**



## 8 Package information


In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 8.1 SO-8 package information

**Table 7. SO-8 package dimensions**


| Symbol | Dimensions [mm] |      |      |
|--------|-----------------|------|------|
|        | Min             | Typ  | Max  |
| A      |                 |      | 1.75 |
| A1     | 0.10            |      | 0.25 |
| A2     | 1.25            |      |      |
| b      | 0.28            |      | 0.48 |
| c      | 0.17            |      | 0.23 |
| D      | 4.80            | 4.90 | 5.00 |
| E      | 5.80            | 6.00 | 6.20 |
| E1     | 3.80            | 3.90 | 4.00 |
| e      |                 | 1.27 |      |
| h      | 0.25            |      | 0.50 |
| L      | 0.40            |      | 1.27 |
| L1     |                 | 1.04 |      |
| k      | 0°              |      | 8°   |
| ccc    |                 |      | 0.10 |

**Figure 12. SO-8 package outline**



## 8.2 Suggested footprint

**Figure 13.** SO-8 suggested footprint



## 9 Ordering information

**Table 8. Order code**

| Order Code | Package | Package marking | Packaging     |
|------------|---------|-----------------|---------------|
| A2387D     | SO-8    | A2387D          | Tube          |
| A2387DTR   | SO-8    | A2387D          | Tape and reel |

## Revision history

**Table 9. Document revision history**

| Date        | Version | Changes          |
|-------------|---------|------------------|
| 05-Mar-2024 | 1       | Initial release. |

## Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Block diagram</b>                     | <b>2</b>  |
| <b>2</b> | <b>Pin description</b>                   | <b>3</b>  |
| <b>3</b> | <b>Electrical data</b>                   | <b>4</b>  |
| 3.1      | Absolute maximum ratings                 | 4         |
| 3.2      | Recommended operating conditions         | 4         |
| 3.3      | Thermal data                             | 4         |
| <b>4</b> | <b>Electrical characteristics</b>        | <b>5</b>  |
| <b>5</b> | <b>Input logic</b>                       | <b>7</b>  |
| <b>6</b> | <b>Bootstrap driver</b>                  | <b>8</b>  |
| 6.1      | C <sub>BOOT</sub> selection and charging | 8         |
| <b>7</b> | <b>Typical characteristics</b>           | <b>10</b> |
| <b>8</b> | <b>Package information</b>               | <b>11</b> |
| 8.1      | SO-8 package information                 | 11        |
| 8.2      | Suggested footprint                      | 12        |
| <b>9</b> | <b>Ordering information</b>              | <b>13</b> |
|          | <b>Revision history</b>                  | <b>14</b> |
|          | <b>List of tables</b>                    | <b>16</b> |
|          | <b>List of figures</b>                   | <b>17</b> |

## List of tables

|                 |  |    |
|-----------------|--|----|
| <b>Table 1.</b> | Pin description . . . . .                  | 3  |
| <b>Table 2.</b> | Absolute maximum ratings . . . . .         | 4  |
| <b>Table 3.</b> | Recommended operating conditions . . . . . | 4  |
| <b>Table 4.</b> | Thermal data . . . . .                     | 4  |
| <b>Table 5.</b> | Electrical characteristics . . . . .       | 5  |
| <b>Table 6.</b> | Truth table . . . . .                      | 7  |
| <b>Table 7.</b> | SO-8 package dimensions . . . . .          | 11 |
| <b>Table 8.</b> | Order code . . . . .                       | 13 |
| <b>Table 9.</b> | Document revision history . . . . .        | 14 |



## List of figures

|                   |  |    |
|-------------------|--|----|
| <b>Figure 1.</b>  | A2387 block diagram. . . . .   | 2  |
| <b>Figure 2.</b>  | Pin connection . . . . .   | 3  |
| <b>Figure 3.</b>  | Timing of input-output signals; turn-on and off propagation delays . . . . . | 6  |
| <b>Figure 4.</b>  | Timing of input/output signals; interlocking waveforms definition . . . . .  | 7  |
| <b>Figure 5.</b>  | Bootstrap driver . . . . .   | 8  |
| <b>Figure 6.</b>  | Typical rise and fall times vs load capacitance . . . . .                    | 10 |
| <b>Figure 7.</b>  | Quiescent current vs supply voltage . . . . .                                | 10 |
| <b>Figure 8.</b>  | Turn-on time vs temperature. . . . .   | 10 |
| <b>Figure 9.</b>  | Turn-off time vs. temperature . . . . .                                      | 10 |
| <b>Figure 10.</b> | Output source current vs temperature . . . . .                               | 10 |
| <b>Figure 11.</b> | Output sink current vs temperature . . . . .                                 | 10 |
| <b>Figure 12.</b> | SO-8 package outline . . . . .   | 11 |
| <b>Figure 13.</b> | SO-8 suggested footprint . . . . .   | 12 |

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved