


Rad-hard 3.6 V, 16-bit transceiver with series output resistors on A side

Datasheet - production data



Features

- 1.8 to 3.6 V operating voltage
- High speed A outputs:
 - $t_{PD} = 3.4 \text{ ns}$ at $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
 - $t_{PD} = 4.3 \text{ ns}$ at $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
- Symmetrical impedance A output:
 - $|I_{OH}| = I_{OL} = 12 \text{ mA (min.)}$ at $V_{CC} = 3.0 \text{ V}$
 - $|I_{OH}| = I_{OL} = 8 \text{ mA (min.)}$ at $V_{CC} = 2.3 \text{ V}$
- High speed B outputs:
 - $t_{PD} = 2.5 \text{ ns (max.)}$ at $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
 - $t_{PD} = 3.2 \text{ ns (max.)}$ at $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
- Symmetrical impedance A output:
 - $|I_{OH}| = I_{OL} = 24 \text{ mA (min.)}$ at $V_{CC} = 3.0 \text{ V}$
 - $|I_{OH}| = I_{OL} = 18 \text{ mA (min.)}$ at $V_{CC} = 2.3 \text{ V}$
- Power down protection on inputs and outputs
- 26Ω series resistors in A port output
- Bus hold provided on both sides
- Cold spare function
- Latch-up performance exceeds 300 mA (JESD 17)
- 300 krad(Si) Total ionizing dose (TID)
- No SEL, no SEU and no SET at $110 \text{ MeV.cm}^2/\text{mg}$
- QML-V qualified
- SMD 5962F02508
- Mass = 1.50 g

Description

The 54VCXH162245 is a low voltage CMOS 16-bit bus transceiver (3-state) fabricated with a sub-micron silicon gate and a five-layer metal wiring C²MOS technology. It is ideal for low power and very high speed (1.8 to 3.6 V) applications and can be interfaced to a 3.6 V signal environment for both inputs and outputs. This integrated circuit is intended for two-way asynchronous communication between data buses. The direction of data transmission is determined by digital input recorder (DIR) input. The two enable inputs, \overline{nG} , can be used to disable the device so that the buses are effectively isolated. The device circuits include 26Ω series resistance in the A port outputs. These resistors reduce line noise in high-speed applications. Bus hold on data inputs is provided to eliminate the need for external pull-up or pull-down resistors. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2 kV ESD immunity and transient excess voltage. All floating bus terminals during high Z state must be held HIGH or LOW.

Contents

1	Logic symbols and I/O equivalent circuit	3
2	Pin settings	4
2.1	Pin connections	4
2.2	Pin description	5
2.3	Truth table	5
3	Maximum ratings	6
4	Electrical characteristics	7
5	Test circuit	11
6	Waveforms	12
7	Package information	13
7.1	Flat-48 (MIL-STD-1835) package information	13
8	Ordering information	15
9	Revision history	17

1 Logic symbols and I/O equivalent circuit

Figure 1. IEC logic symbols






Figure 2. Input and output equivalent circuit



2 Pin settings

2.1 Pin connections

Figure 3. Pin connections (top through view)



2.2 Pin description

Table 1. Pin description

Pin n°	Symbol	Name and function
1	1DIR	Directional control
2, 3, 5, 6, 8, 9, 11, 12	1B1 to 1B8	Data inputs/outputs
13, 14, 16, 17, 19, 20, 22, 23	2B1 to 2B8	Data inputs/outputs
24	2DIR	Directional control
25	2 \overline{G}	Output enable input
36, 35, 33, 32, 30, 29, 27, 26	2A1 to 2A8	Data inputs/outputs
47, 46, 44, 43, 41, 40, 38, 37	1A1 to 1A8	Data inputs/outputs
48	1 \overline{G}	Output enable input
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0 V)
7, 18, 31, 42	V _{CC}	Positive supply voltage

2.3 Truth table

Table 2. Truth table

Inputs		Function		Output
\overline{G}	DIR	A bus	B bus	Yn
L	L	Output	Input	A = B
L	H	Input	Output	B = A
H	X ⁽¹⁾	Z ⁽²⁾	Z ⁽²⁾	Z ⁽²⁾

1. X = do not care

2. Z = high impedance

3 Maximum ratings

Stressing the device above the rating listed in the “absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	-0.5 to +4.6	V
V _I	DC input voltage		
V _O	DC output voltage (OFF state)		
V _O	DC output voltage (high or low state) ⁽¹⁾	-0.5 to V _{CC} + 0.5	
I _{IK}	DC input diode current	- 50	mA
I _{OK}	DC output diode current ⁽²⁾		
I _O	DC output current	± 50	
I _{CC} or I _{GND}	DC V _{CC} or ground current per supply pin	± 100	
P _D	Power dissipation	400	mW
T _{stg}	Storage temperature	-65 to +150	°C
T _L	Lead temperature (10 sec)	260	
R _{thjc}	Thermal resistance junction-to-case ⁽³⁾	22	°C/W
ESD	HBM ⁽⁴⁾ as MIL STD 883 method 3015	2	kV

1. I_O absolute maximum rating must be observed
2. $V_O < GND$, $V_O > V_{CC}$
3. Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
4. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k Ω resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

Table 4. Recommended operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	1.8 to 3.6	V
V_I	Input voltage	-0.3 to 3.6	
V_O	Output voltage (OFF state)	0 to 3.6	
V_O	Output voltage (high or low state)	0 to V_{CC}	
I_{OH} , I_{OL}	High or low level output current - A side ($V_{CC} = 3.0$ to 3.6 V)	± 12	mA
I_{OH} , I_{OL}	High or low level output current - A side ($V_{CC} = 2.3$ to 2.7 V)	± 8	
I_{OH} , I_{OL}	High or low level output current - B side ($V_{CC} = 3.0$ to 3.6 V)	± 24	
I_{OH} , I_{OL}	High or low level output current - B side ($V_{CC} = 2.3$ to 2.7 V)	± 18	
T_{op}	Operating temperature	-55 to 125	°C

4 Electrical characteristics

Table 5. DC specifications at $2.7\text{ V} < V_{CC} < 3.6\text{ V}$ unless otherwise specified

Symbol	Parameter	Test condition		Value		Unit
		V _{CC} (V)		-55 to 125 °C		
				Min.	Max.	
V _{IH}	High level input voltage	2.7 to 3.6		2.0		V
V _{IL}	Low level input voltage				0.8	
V _{OH}	High level output voltage (A outputs)	2.7 to 3.6	I _O = -100 μA	V _{CC} -0.2		
		2.7	I _O = -6 mA	2.2		
		3.0	I _O = -8 mA	2.4		
			I _O = -12 mA	2.2		
V _{OH}	High level output voltage (B outputs)	2.7 to 3.6	I _O = -100 μA	V _{CC} -0.2		
		2.7	I _O = -12 mA	2.2		
		3.0	I _O = -18 mA	2.4		
			I _O = -24 mA	2.2		
V _{OL}	Low level output voltage (A outputs)	2.7 to 3.6	I _O = 100 μA		0.2	
		2.7	I _O = 6 mA		0.4	
		3.0	I _O = 8 mA		0.55	
			I _O = 12 mA		0.8	
V _{OL}	Low level output voltage (B outputs)	2.7 to 3.6	I _O = 100 μA		0.2	
		2.7	I _O = 12 mA		0.4	
		3.0	I _O = 18 mA		0.4	
			I _O = 24 mA		0.55	
I _I	Input leakage current	2.7 to 3.6	V _I = 0 to 3.6 V		± 5	μA
I _{I(HOLD)}	Input hold current	3.0	V _I = 0.8 V	75		
			V _I = 2 V	-75		
		3.6	V _I = 0 to 3.6 V		± 500	
I _{off}	Power off leakage current	0	V _I or V _O = 0 to 3.6 V		10	
I _{OZ}	High impedance output leakage current	2.7 to 3.6	V _I = V _{IH} or V _{IL} V _O = 0 to 3.6 V		± 10	
I _{CC}	Quiescent supply current	2.7 to 3.6	V _I = V _{CC} or GND		20	
			V _I or V _O = V _{CC} to 3.6 V		± 20	
ΔI _{CC}	I _{CC} incr. per input	2.7 to 3.6	V _{IH} = V _{CC} - 0.6 V		750	

Table 6. DC specifications at $2.3\text{ V} < V_{CC} \leq 2.7\text{ V}$ unless otherwise specified

Symbol	Parameter	Test condition		Value		Unit
		V _{CC} (V)		-55 to 125 °C		
				Min.	Max.	
V _{IH}	High level input voltage	2.3		1.6		V
		1.8		1.2		
V _{IL}	Low level input voltage	2.3			0.7	V
		1.8			0.4	
V _{OH}	High level output voltage (A outputs)	2.3	I _O = -6 mA	1.8		V
		2.3	I _O = -8 mA	1.8		
		1.8	I _O = -4 mA	1.4		
	High level output voltage (B outputs)	2.3	I _O = -12 mA	1.7		
		2.3	I _O = -18 mA	1.7		
		1.8	I _O = -6 mA	1.4		
V _{OL}	Low level output voltage (A outputs)	2.3	I _O = 6 mA		0.4	V
		2.3	I _O = 8 mA		0.4	
		1.8	I _O = 4 mA		0.3	
	Low level output voltage (B outputs)	2.3	I _O = 12 mA		0.6	
		2.3	I _O = 18 mA		0.6	
		1.8	I _O = 4 mA		0.3	

Table 7. Dynamic switching characteristics at $T_A = 25\text{ }^{\circ}\text{C}$, input $t_r = t_f = 2.0\text{ ns}$, $C_L = 30\text{ pF}$, $R_L = 500\text{ }\Omega$ ⁽¹⁾

Symbol	Parameter	Test conditions		Value			Unit
		V _{CC} (V)		T _A = 25 °C			
				Min.	Typ.	Max.	
V _{OLP}	Low level ground bounce noise	3.3	V _{IH} = V _{CC} V _{IL} = 0 V	-	-	1.25	V
V _{OLV}						-0.6	
V _{OHP}	High level V _{CC} bounce noise					1.35	
V _{OHV}						-1.25	

1. This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with $500\text{ }\Omega$ load resistance and a minimum of 50 pF of load capacitance. Only chip capacitors and resistors shall be used.

The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a $50\text{ }\Omega$ impedance. The device inputs shall be conditioned such that all outputs are at a low nominal V_{OH} level.

The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OL} . V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively. This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH} . The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively. This is then repeated with the same outputs not under test switching from V_{OH} to V_{OL} .

Table 8. AC electrical characteristics at $C_L = 30 \text{ pF}$, $R_L = 500 \Omega$, Input $t_r = t_f = 2.0 \text{ ns}$

Symbol	Parameter	Test conditions		Value		Unit
		V _{CC} (V)		-55 to 125 °C		
				Min.	Max.	
t _{PLH} t _{PHL} (A to B)	Propagation delay time (A to B)	1.8	C _L = 30 pF, R _L = 500 Ω	1.0	4.0	ns
		2.3		0.8	3.6	
		3.6		0.8	3.6	
t _{PLH} t _{PHL} (B to A)	Propagation delay time (B to A)	1.8		1.0	8.7	
		2.3		1.0	4.9	
		3.6		0.8	4.0	
t _{PZL} t _{PZH} (A to B)	Output enable time (A to B)	1.8		1.0	9.0	
		2.3		1.0	5.8	
		3.6		0.8	4.3	
t _{PZL} t _{PZH} (B to A)	Output enable time (B to A)	1.8		1.0	10.5	
		2.3		1.0	6.8	
		3.6		0.8	4.8	
t _{PLZ} t _{PHZ} (A to B)	Output disable time (A to B)	1.8		1.0	6.8	
		2.3		1.0	4.8	
		3.6		0.8	5.6	
t _{PLZ} t _{PHZ} (B to A)	Output disable time (B to A)	1.8		1.0	8.0	
		2.3		1.0	5.7	
		3.6		0.8	7.0	
t _{OSLH} t _{OSHL}	Output to output skew time ⁽¹⁾⁽²⁾	2.3		0.5		
		3.6		0.5		

1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ($t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$)

2. Parameter guaranteed by design

Table 9. Capacitive characteristics

Symbol	Parameter	Test conditions		Value		Unit
		V _{CC} (V)		T _A = 25 °C		
				Min.	Max.	
C _{IN}	Input capacitance	GND	25 °C	4	10	pF
C _{OUT}	Output capacitance	3.3	25 °C	4	12	
C _{PD}	Power dissipation capacitance ⁽¹⁾	3.3	25 °C, F = 1 MHz	4	80	

1. C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to test circuit). Average operating current can be obtained by the following equation.
 $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/16$ (per circuit)

5 Test circuit

Figure 4. Test circuit




Table 10. Test circuit

Symbol	V _{CC}	
	1.8 V and 2.3 V to 2.7 V	3.0 V to 3.6 V
V _{IH}	V _{CC}	2.7 V
V _M	V _{CC} /2	1.5 V
V _X	V _{OL} + 0.15 V	V _{OL} + 0.3 V
V _Y	V _{OH} - 0.15 V	V _{OH} - 0.3 V

C_L = 10/30 pF or equivalent (includes jig and probe capacitance)

R_L = R₁ = 500 Ω or equivalent

R_T = Z_{OUT} of pulse generator (typically 50 Ω)

6 Waveforms

Figure 5. Waveforms - propagation delay ($f = 1\text{ MHz}$; 50% duty cycle)





Figure 6. Waveforms - output enable and disable time ($f = 1\text{ MHz}$; 50% duty cycle)




7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 Flat-48 (MIL-STD-1835) package information

Figure 7. Flat-48 (MIL-STD-1835) package outline



Note: 54VCXH162245 products are supplied in a ceramic body/metal lid hermetic Flat 48-pin space package

Table 11. Flat-48 (MIL-STD-1835) package mechanical data

Dim.	mm			inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.18	2.47	2.72	0.086	0.097	0.107
b	0.20	0.254	0.30	0.008	0.010	0.012
c	0.12	0.15	0.18	0.005	0.006	0.007
D	15.57	15.75	15.92	0.613	0.620	0.627
E	9.52	9.65	9.78	0.375	0.380	0.385
E2	6.22	6.35	6.48	0.245	0.250	0.255
E3	1.52	1.65	1.78	0.060	0.065	0.070
e		0.635			0.025	
f		0.20			0.008	
L	6.85	8.38	9.40	0.270	0.330	0.370
Q	0.66	0.79	0.92	0.026	0.031	0.036
S1	0.25	0.43	0.61	0.010	0.017	0.024

8 Ordering information

Table 12. Ordering information

Order code	SMD ⁽¹⁾	Quality level	Package	Marking ⁽²⁾	Finishing	Packing
RHRXH162245K1		Engineering model	Flat-48	RHRXH162245K1	Gold	Strip pack
RHFXH162245K03V	5962F0250802VXC	QML-V flight	Flat-48	5962F0250802VXC		
RHFXH162245K05V	5962F0250802VYC	QML-V flight	Flat-48 with grounded lid	5962F0250802VYC		

1. Standard microcircuit drawing.

2. Specific marking only. Complete marking includes the following:

-ST logo

-Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)

-Country of origin (FR=France)

Other information

Date code:

The date code is structured as engineering model: EM xyywwz

where:

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week

Product documentation

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in the table below.

The certificate of conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the certificate of conformance, is provided on a CDROM.

Table 13. Product documentation

Quality level	Item
Engineering model	Certificate of conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Reference to ST datasheet Reference to TN1181 on engineering models ST Rennes assembly lot ID
QML-V flight	Certificate of Conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Serial numbers Group C reference Group D reference Reference to the applicable SMD ST Rennes assembly lot ID
	Quality control inspection (groups A, B, C, D, E)
	Screening electrical data in/out summary
	Precap report
	PIND (particle impact noise detection) test
	SEM (scanning electronic microscope) inspection report
	X-ray plates

9 Revision history

Table 14. Document revision history

Date	Revision	Changes
06-Jul-2004	1	First release
19-Jul-2004	2	Data on range -40 to 85°C removed on Tables 6, 7, 8, 9
17-May-2005	3	Mechanical data has been updated
19-Jun-2006	4	300 Krad bullet updated, new template, mechanical data updated
11-Apr-2007	5	Updated coverpage features
27-Jul-2007	6	Typo in <i>Table 12 on page 14</i>
17-Sep-2008	7	Updated cover page
23-Sep-2009	8	Updated <i>Table 13 on page 16</i>
29-Jul-2011	9	Added 1. on page 15 and in the "Pin connections" diagram on the coverpage
29-May-2013	10	<i>Table 1: Pin description</i> : replaced second pin 38 with pin 37
04-Feb-2020	11	Updated the cover page, Table 4 and Section 8: Ordering information.
06-Mar-2024	12	Updated features and description on the cover page, Table 6 , Table 8 , Table 9 and Table 10 .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved