


#### 54VCXH162245

# Rad-hard 3.6 V, 16-bit transceiver with series output resistors on A side

Datasheet - production data



#### **Features**

- 1.8 to 3.6 V operating voltage
- · High speed A outputs:
  - t<sub>PD</sub> = 3.4 ns at V<sub>CC</sub> = 3.0 to 3.6 V
  - t<sub>PD</sub> = 4.3 ns at V<sub>CC</sub> = 2.3 to 2.7 V
- Symmetrical impedance A output:
  - $|I_{OH}| = I_{OI} = 12 \text{ mA (min.)}$  at  $V_{CC} = 3.0 \text{ V}$
  - $|I_{OH}| = I_{OL} = 8 \text{ mA (min.)}$  at  $V_{CC} = 2.3 \text{ V}$
- · High speed B outputs:
  - t<sub>PD</sub> = 2.5 ns (max.) at V<sub>CC</sub> = 3.0 to 3.6 V
  - t<sub>PD</sub> = 3.2 ns (max.) at V<sub>CC</sub> = 2.3 to 2.7 V
- · Symmetrical impedance A output:
  - $|I_{OH}| = I_{OL} = 24 \text{ mA (min.)}$  at  $V_{CC} = 3.0 \text{ V}$
  - $|I_{OH}| = I_{OI} = 18 \text{ mA (min.)}$  at  $V_{CC} = 2.3 \text{ V}$
- · Power down protection on inputs and outputs
- 26 Ω series resistors in A port output
- Bus hold provided on both sides
- Cold spare function
- Latch-up performance exceeds 300 mA (JESD 17)
- 300 krad(Si) Total ionizing dose (TID)
- No SEL, no SEU and no SET at 110 MeV.cm²/mg
- QML-V qualified
- SMD 5962F02508
- Mass = 1.50 g

#### **Description**

The 54VCXH162245 is a low voltage CMOS 16-bit bus transceiver (3-state) fabricated with a sub-micron silicon gate and a five-layer metal wiring C2MOS technology. It is ideal for low power and very high speed (1.8 to 3.6 V) applications and can be interfaced to a 3.6 V signal environment for both inputs and outputs. This integrated circuit is intended for two-way asynchronous communication between data buses. The direction of data transmission is determined by digital input recorder (DIR) input. The two enable inputs, nG, can be used to disable the device so that the buses are effectively isolated. The device circuits include 26  $\Omega$  series resistance in the A port outputs. These resistors reduce line noise in high-speed applications. Bus hold on data inputs is provided to eliminate the need for external pull-up or pull-down resistors. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2 kV ESD immunity and transient excess voltage. All floating bus terminals during high Z state must be held HIGH or LOW.

Contents 54VCXH162245

# **Contents**

1	Logic symbols and I/O equivalent circuit 3
2	Pin settings 4
	2.1 Pin connections 4
	2.2 Pin description
	2.3 Truth table
3	Maximum ratings
4	Electrical characteristics
5	Test circuit
6	Waveforms
7	Package information
	7.1 Flat-48 (MIL-STD-1835) package information
8	Ordering information
9	Revision history 17




# 1 Logic symbols and I/O equivalent circuit

1 G (48) \_\_\_ G3 1 DIR (1) 3EN1 [BA] 3EN2 [AB] ∇1 (2) — 1B1 1 A 1 (47)  $\triangleright$ 1A2 (46) (3) — 1B2 1 A 3 (44) (5) 1 B 3 1 A 4 (43) (6) 1B4 (8) 1B5 1A5 (41) 1 4 6 (40) (9) 1B6 1 A 7 (38) (11) 1B7 1 4 8 ---<u>(12)</u> 1B8 2G (25) 3EN1 [BA] 3EN2 [AB] (36) (13) <sub>2B1</sub>  $\triangleright$ 2 A 1 (14) 2B2 2A2 (33) (16) <sub>2B3</sub> (32) (17) 2B4 2A4 (30) (19) <sub>2B5</sub> 2A5 2A6 — (29) (20) 2B6 2A7 — (27) (22) <sub>2B7</sub> (26) (23) 2B8 2A8 LC13561

Figure 1. IEC logic symbols






Pin settings 54VCXH162245

### 2 Pin settings

#### 2.1 Pin connections

Figure 3. Pin connections (top through view)



54VCXH162245 Pin settings

## 2.2 Pin description

Table 1. Pin description

Pin n°	Symbol	Name and function
1	1DIR	Directional control
2, 3, 5, 6, 8, 9, 11, 12	1B1 to 1B8	Data inputs/outputs
13, 14, 16, 17, 19, 20, 22, 23	2B1 to 2B8	Data inputs/outputs
24	2DIR	Directional control
25	2 <del>G</del>	Output enable input
36, 35, 33, 32, 30, 29, 27, 26	2A1 to 2A8	Data inputs/outputs
47, 46, 44, 43, 41, 40, 38, 37	1A1 to 1A8	Data inputs/outputs
48	1 <del>G</del>	Output enable input
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0 V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage

#### 2.3 Truth table

Table 2. Truth table

Inputs		Fund	Output	
G	DIR	A bus	B bus	Yn
L	L	Output	Input	A = B
L	Н	Input	Output	B = A
Н	X <sup>(1)</sup>	Z <sup>(2)</sup>	Z <sup>(2)</sup>	Z <sup>(2)</sup>

<sup>1.</sup> X = do not care

<sup>2.</sup> Z = high impedance

Maximum ratings 54VCXH162245

### 3 Maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage		
VI	DC input voltage	-0.5 to +4.6	v
Vo	DC output voltage (OFF state)		V
V <sub>O</sub>	DC output voltage (high or low state) (1)	-0.5 to V <sub>CC</sub> + 0.5	
I <sub>IK</sub>	DC input diode current	EQ.	
I <sub>OK</sub>	DC output diode current <sup>(2)</sup>	- 50	
Io	DC output current	± 50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or ground current per supply pin	± 100	
P <sub>D</sub>	Power dissipation	400	mW
T <sub>stg</sub>	Storage temperature	-65 to +150	°C
T <sub>L</sub>	Lead temperature (10 sec)	260	
R <sub>thjc</sub>	Thermal resistance junction-to-case (3)	22	°C/W
ESD	HBM <sup>(4)</sup> as MIL STD 883 method 3015	2	kV

<sup>1.</sup>  $I_O$  absolute maximum rating must be observed

Table 4. Recommended operating conditions

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	1.8 to 3.6	
V <sub>I</sub>	Input voltage	-0.3 to 3.6	V
V <sub>O</sub>	Output voltage (OFF state)	0 to 3.6	V
V <sub>O</sub>	Output voltage (high or low state)	0 to V <sub>CC</sub>	
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - A side (V <sub>CC</sub> = 3.0 to 3.6 V)	± 12	
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - A side (V <sub>CC</sub> = 2.3 to 2.7 V)	± 8	mA
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - B side (V <sub>CC</sub> = 3.0 to 3.6 V)	± 24	IIIA
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - B side (V <sub>CC</sub> = 2.3 to 2.7 V)	± 18	
T <sub>op</sub>	Operating temperature	-55 to 125	°C

<sup>2.</sup>  $V_O < GND, V_O > V_{CC}$ 

<sup>3.</sup> Short-circuits can cause excessive heating and destructive dissipation. Values are typical.

<sup>4.</sup> Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5  $k\Omega$  resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

### 4 Electrical characteristics

Table 5. DC specifications at 2.7 V <  $V_{CC}$  < 3.6 V unless otherwise specified

		Т	est condition	Value			
Symbol	Parameter	.,		-55 to 125 °C		Unit	
		V <sub>CC</sub> (V)		Min.	Max.	•	
V <sub>IH</sub>	High level input voltage	0.7+0.0.6		2.0			
V <sub>IL</sub>	Low level input voltage	2.7 to 3.6			0.8		
		2.7 to 3.6	I <sub>O</sub> = -100 μA	V <sub>CC</sub> -0.2			
W	High level output	2.7	I <sub>O</sub> = -6 mA	2.2			
V <sub>OH</sub>	voltage (A outputs)	3.0	I <sub>O</sub> = -8 mA	2.4			
		3.0	I <sub>O</sub> = -12 mA	2.2			
		2.7 to 3.6	I <sub>O</sub> = -100 μA	V <sub>CC</sub> -0.2			
W	High level output	2.7	I <sub>O</sub> = -12 mA	2.2			
V <sub>OH</sub>	voltage (B outputs)	3.0	I <sub>O</sub> = -18 mA	2.4		V	
		3.0	I <sub>O</sub> = -24 mA	2.2		V	
	Low level output voltage (A outputs)	2.7 to 3.6	I <sub>O</sub> = 100 μA		0.2		
V		2.7	I <sub>O</sub> = 6 mA		0.4		
V <sub>OL</sub>		3.0	I <sub>O</sub> = 8 mA		0.55		
		I <sub>O</sub> = -	I <sub>O</sub> = 12 mA		0.8		
		2.7 to 3.6	I <sub>O</sub> = 100 μA		0.2		
.,	Low level output	2.7	I <sub>O</sub> = 12 mA		0.4		
$V_{OL}$	voltage (B outputs)	V <sub>OL</sub> voltage (B outputs)	2.0	I <sub>O</sub> = 18 mA		0.4	
		3.0	I <sub>O</sub> = 24 mA		0.55		
I <sub>I</sub>	Input leakage current	2.7 to 3.6	V <sub>I</sub> = 0 to 3.6 V		± 5		
		3.0	V <sub>I</sub> = 0.8 V	75			
I <sub>I(HOLD)</sub>	Input hold current	3.0	V <sub>I</sub> = 2 V	-75			
		3.6	V <sub>I</sub> = 0 to 3.6 V		± 500		
I <sub>off</sub>	Power off leakage current	0	$V_{I} \text{ or } V_{O} = 0 \text{ to } 3.6 \text{ V}$		10	μΑ	
l <sub>OZ</sub>	High impedance output leakage current	2.7 to 3.6	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = 0 \text{ to } 3.6 \text{ V}$		± 10		
	Quiescent supply	0.7+0.0.0	V <sub>I</sub> = V <sub>CC</sub> or GND		20	]	
I <sub>CC</sub>	current	2.7 to 3.6	$V_I$ or $V_O = V_{CC}$ to 3.6 V		± 20	]	
Δl <sub>CC</sub>	I <sub>CC</sub> incr. per input	2.7 to 3.6	V <sub>IH</sub> = V <sub>CC</sub> - 0.6 V		750		



Electrical characteristics 54VCXH162245

Table 6. DC specifications at 2.3 V < V  $_{CC} \leq$  2.7 V unless otherwise specified

		Test condition		Value		
Symbol	Parameter			-55 to 125 °C		Unit
		V <sub>CC</sub> (V)		Min.	Max.	
V	High lovel input veltage	2.3		1.6		V
$V_{IH}$	High level input voltage	1.8		1.2		7 V
W	Low level input veltage	2.3			0.7	V
$V_{IL}$	Low level input voltage	1.8			0.4	7 V
		2.3	I <sub>O</sub> = -6 mA	1.8		
	High level output voltage (A outputs)  High level output voltage (B outputs)	2.3	I <sub>O</sub> = -8 mA	1.8		
M		1.8	I <sub>O</sub> = -4 mA	1.4		V
V <sub>OH</sub>		2.3	I <sub>O</sub> = -12 mA	1.7		7 V
		2.3	I <sub>O</sub> = -18 mA	1.7		
		1.8	I <sub>O</sub> = -6 mA	1.4		
		2.3	I <sub>O</sub> = 6 mA		0.4	
	Low level output voltage (A outputs)	2.3	I <sub>O</sub> = 8 mA		0.4	
M	(r. carpato)	1.8	I <sub>O</sub> = 4 mA		0.3	
V <sub>OL</sub>		2.3	I <sub>O</sub> = 12 mA		0.6	7 V
	Low level output voltage (B outputs)	2.3	I <sub>O</sub> = 18 mA		0.6	1
	(D outputs)	1.8	I <sub>O</sub> = 4 mA		0.3	1

5[ - 66 p.; 1.[ - 666 ii.							
		Test conditions		Value			
Symbol	Parameter	V (V)		T,	T <sub>A</sub> = 25 °C		Unit
		V <sub>CC</sub> (V)		Min.	Тур.	Max.	
V <sub>OLP</sub>	Low level ground					1.25	
V <sub>OLV</sub>	bounce noise	3.3	$V_{IH} = V_{CC}$ $V_{IL} = 0 V$		_	-0.6	V
V <sub>OHP</sub>	High level V <sub>CC</sub> bounce	3.3	$V_{IL} = 0 V$			1.35	v
V <sub>OHV</sub>	noise					-1.25	

Table 7. Dynamic switching characteristics at T<sub>A</sub> = 25 °C, input  $t_r$  =  $t_f$  = 2.0 ns,  $C_1$  = 30 pF,  $R_1$  = 500  $\Omega$  <sup>(1)</sup>

- 1. This test is for qualification only. Ground and  $V_{CC}$  bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500  $\Omega$  load resistance and a minimum of 50 pF of load capacitance. Only chip capacitors and resistors shall be used.
- The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from  $V_{CC}$  to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and  $V_{CC}$  bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50  $\Omega$  impedance. The device inputs shall be conditioned such that all outputs are at a low nominal  $V_{OH}$  level.
- The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OH}$  as all other outputs possible are switched from  $V_{OH}$  to  $V_{OL}$ .  $V_{OHV}$  and  $V_{OHP}$  are then measured from the nominal  $V_{OH}$  level to the largest negative and positive peaks, respectively. This is then repeated with the same outputs not under test switching from  $V_{OL}$  to  $V_{OH}$ . The device inputs shall be conditioned such that all outputs are at a low nominal  $V_{OL}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OL}$  as all other outputs possible are switched from  $V_{OL}$  to  $V_{OH}$ .  $V_{OLP}$  and  $V_{OLV}$  are then measured from the nominal  $V_{OL}$  level to the largest positive and negative peaks, respectively. This is then repeated with the same outputs not under test switching from  $V_{OH}$  to  $V_{OL}$ .



Electrical characteristics 54VCXH162245

Table 8. AC electrical characteristics at C<sub>L</sub> = 30 pF, R<sub>L</sub> = 500  $\Omega$ , Input t<sub>r</sub> = t<sub>f</sub> = 2.0 ns

		Те	st conditions	Va	ılue		
Symbol	Parameter	V (10)		-55 to	125 °C	Unit	
		V <sub>CC</sub> (V)		Min.	Max.		
	Propagation	1.8		1.0	4.0		
t <sub>PLH</sub> t <sub>PHL</sub> (A to B)	delay time (A	2.3		0.8	3.6		
(	to B)	3.6		0.8	3.6		
	Propagation	1.8		1.0	8.7		
t <sub>PLH</sub> t <sub>PHL</sub> (B to A)	delay time (B to A)  Output enable time (A to B)	2.3		1.0	4.9		
(2 10 71)		to A)	3.6		0.8	4.0	1
		1.8		1.0	9.0		
t <sub>PZL</sub> t <sub>PZH</sub> (A to B)		2.3		1.0	5.8		
(/ t to D)		to B) 3.6	0.8	4.3	1		
	Output enable time	1.8		1.0	10.5	1	
t <sub>PZL</sub> t <sub>PZH</sub> (B to A)		<sup>(PZL (PZH</sup> time	2.3	$C_L = 30 \text{ pF}, R_L = 500 \Omega$	1.0	6.8	ns
(2 10 71)	(B to A)	3.6		0.8	4.8	1	
	Output disable	1.8		1.0	6.8	1	
t <sub>PLZ</sub> t <sub>PHZ</sub> (A to B)	time	2.3		1.0	4.8	1	
(7 to D)	(A to B)	3.6		0.8	5.6	1	
	Output disable	1.8		1.0	8.0	1	
t <sub>PLZ</sub> t <sub>PHZ</sub> (B to A)	time	2.3		1.0	5.7	1	
(5 (5 / 1)	(B to A)	3.6		0.8	7.0	1	
	Output to	2.3			0.5	1	
toslh toshl	output skew time (1)(2)	3.6			0.5		

<sup>1.</sup> Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ( $t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLm}|$ )

Table 9. Capacitive characteristics

		Test conditions		Value		
Symbol	Parameter	V ()()		T <sub>A</sub> =	25 °C	Unit
		V <sub>CC</sub> (V)		Min.	Max.	
C <sub>IN</sub>	Input capacitance	GND	25 °C	4	10	
C <sub>OUT</sub>	Output capacitance	3.3	25 °C	4	12	pF
C <sub>PD</sub>	Power dissipation capacitance (1)	3.3	25 °C, F = 1 MHz	4	80	

C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to test circuit). Average operating current can be obtained by the following equation.

I<sub>CC(opr)</sub> = C<sub>PD</sub> x V<sub>CC</sub> x f<sub>IN</sub> + I<sub>CC</sub>/16 (per circuit)

10/18 DocID10632 Rev 12

<sup>2.</sup> Parameter guaranteed by design

54VCXH162245 Test circuit

### 5 Test circuit

Figure 4. Test circuit




Table 10. Test circuit

Symbol	V	СС
Symbol	1.8 V and 2.3 V to 2.7 V	3.0 V to 3.6 V
V <sub>IH</sub>	V <sub>CC</sub>	2.7 V
V <sub>M</sub>	V <sub>CC</sub> /2	1.5 V
V <sub>X</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OL</sub> + 0.3 V
V <sub>Y</sub>	V <sub>OH</sub> - 0.15 V	V <sub>OH</sub> - 0.3 V

 $C_L = 10/30 \text{ pF}$  or equivalent (includes jig and probe capacitance)

 $R_L = R_1 = 500 \Omega$  or equivalent

 $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Waveforms 54VCXH162245

#### 6 Waveforms

Figure 5. Waveforms - propagation delay (f = 1 MHz; 50% duty cycle)





Figure 6. Waveforms - output enable and disable time (f = 1 MHz; 50% duty cycle)



577

#### **Package information** 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 7.1 Flat-48 (MIL-STD-1835) package information




Figure 7. Flat-48 (MIL-STD-1835) package outline

Note:

54VCXH162245 products are supplied in a ceramic body/metal lid hermetic Flat 48-pin space package

Package information 54VCXH162245

Table 11. Flat-48 (MIL-STD-1835) package mechanical data

Dim.		mm			inch	
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.18	2.47	2.72	0.086	0.097	0.107
b	0.20	0.254	0.30	0.008	0.010	0.012
С	0.12	0.15	0.18	0.005	0.006	0.007
D	15.57	15.75	15.92	0.613	0.620	0.627
Е	9.52	9.65	9.78	0.375	0.380	0.385
E2	6.22	6.35	6.48	0.245	0.250	0.255
E3	1.52	1.65	1.78	0.060	0.065	0.070
е		0.635			0.025	
f		0.20			0.008	
L	6.85	8.38	9.40	0.270	0.330	0.370
Q	0.66	0.79	0.92	0.026	0.031	0.036
S1	0.25	0.43	0.61	0.010	0.017	0.024

### 8 Ordering information

**Table 12. Ordering information** 

Order code	SMD <sup>(1)</sup>	Quality level	Package	Marking <sup>(2)</sup>	Finishing	Packing
RHRXH162245K1		Engineering model	Flat-48	RHRXH162245K1	Gold	Strip pack
RHFXH162245K03V	5962F0250802VXC	QML-V flight	Flat-48	5962F0250802VXC		
RHFXH162245K05V	5962F0250802VYC	QML-V flight	Flat-48 with grounded lid	5962F0250802VYC		

<sup>1.</sup> Standard microcircuit drawing.

#### Other information

Date code:

The date code is structured as engineering model: EM xyywwz

where:

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week

Product documentation

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in the table below.

The certificate of conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the certificate of conformance, is provided on a CDROM.

<sup>2.</sup> Specific marking only. Complete marking includes the following:

<sup>-</sup>ST logo

<sup>-</sup>Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)

<sup>-</sup>Country of origin (FR=France)

Table 13. Product documentation

Quality level	Item			
	Certificate of conformance including:			
	Customer name			
	Customer purchase order number			
	ST sales order number and item			
Engineering model	ST part number			
Engineering model	Quantity delivered			
	Date code			
	Reference to ST datasheet			
	Reference to TN1181 on engineering models			
	ST Rennes assembly lot ID			
	Certificate of Conformance including:			
	Customer name			
	Customer purchase order number			
	ST sales order number and item			
	ST part number			
	Quantity delivered			
	Date code			
	Serial numbers			
	Group C reference			
QML-V flight	Group D reference			
a ·g	Reference to the applicable SMD			
	ST Rennes assembly lot ID			
	Quality control inspection (groups A, B, C, D, E)			
	Screening electrical data in/out summary			
	Precap report			
	PIND (particle impact noise detection) test			
	SEM (scanning electronic microscope) inspection report			
	X-ray plates			

54VCXH162245 Revision history

# 9 Revision history

Table 14. Document revision history

Date	Revision	Changes
06-Jul-2004	1	First release
19-Jul-2004	2	Data on range -40 to 85°C removed on Tables 6, 7, 8, 9
17-May-2005	3	Mechanical data has been updated
19-Jun-2006	4	300 Krad bullet updated, new template, mechanical data updated
11-Apr-2007	5	Updated coverpage features
27-Jul-2007	6	Typo in Table 12 on page 14
17-Sep-2008	7	Updated cover page
23-Sep-2009	8	Updated Table 13 on page 16
29-Jul-2011	9	Added 1. on page 15 and in the "Pin connections" diagram on the coverpage
29-May-2013	10	Table 1: Pin description: replaced second pin 38 with pin 37
04-Feb-2020	11	Updated the cover page, Table 4 and Section 8: Ordering information.
06-Mar-2024	12	Updated features and description on the cover page, <i>Table 6</i> , <i>Table 8</i> , <i>Table 9</i> and <i>Table 10</i> .

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved

