

High-side dual switch controller with intelligent fuse protection for 12 V, 24 V and 48 V automotive


QFN 5x5x0.9 mm 32+4L WF

Features

Maximum transient supply voltage	V_S	70 V
Operating voltage range	V_S	6 V to 60 V
Operating voltage range (extended)	V_S	6 V to 70 V
Standby current (max.)	I_{S_Q}	80 μ A
Deep standby current (max.)	$I_{S_Q_DS}$	1 μ A
SPI I/O supply voltage	V_{SPI}	3 V to 5.5 V
SPI standby current (max.)	I_{SPI_STBY}	5 μ A

Product summary	
Order code	VNFD1248FTR
Package	QFN 5x5x0.9 mm 32+4L wettable flanks
Packing	Tape and reel

- Designed for automotive applications
- General
 - Dual independent channel high-side switch control IC with eFuse protection for automotive 12 V, 24 V, and 48 V applications
 - SPI slave interface for host control
 - 32-bit ST-SPI interface compatible with 3.3 V and 5 V CMOS level
 - 2-stage charge pump
 - Dual gate drive for an external MOSFET in high-side configuration
 - Back to back configuration
 - High precision bidirectional digital current sense for each channel via SPI through an external high-side shunt resistor
 - Input for an NTC resistor to monitor the external MOSFET temperature
 - Very low standby current: 25 μ A in standby mode per channel, 0 μ A in deep standby mode
 - Emergency stop and limp-home pins for advanced safety features
 - Device configuration lockout by a dedicated digital input pin
 - Integrated ADC for T_J , V_{NTC} , V_{OUT} , $V_{SENSE1, 2}$ and V_{DS} conversion
 - Fast ADC for V_{DS} , V_{SENSE} conversion
 - CCM: capacitive charging mode
 - Few times programmable non-volatile memory (FTP NVM) embedded for customer sector program/erase/read
 - Direct input pin for hardware control of external MOSFET gate pin
 - BIST (current sense, V_{DS} monitor and stuck on)
 - QFN 5x5x0.9 mm 32+4L package with wettable flanks

- Protections
 - Battery undervoltage shut-down configurable via SPI
 - External MOSFET desaturation shutdown configurable via SPI
 - Hard short circuit latch-off configurable via SPI
 - Bidirectional OVL shutdown (over-load current) with a delay configurable via SPI
 - I2t protection (current vs time latch-off) configurable via SPI (fuse-emulation)
 - Device overtemperature shutdown
 - Current sense undervoltage
 - External battery (protection with external component) MOSFET overtemperature shutdown
 - Reverse battery protection with external component
 - Battery μ cut protection with external component (compliant to LV124)
 - Loss of GND

Application

- Specially intended for automotive power distribution applications
- Intelligent high current fuse replacement for automotive applications

Description

The device is an advanced controller for a power MOSFET in high-side configuration, designed for the implementation of two intelligent high-side switches for 12 V, 24 V, and 48 V automotive applications. The control IC is interfaced to a host microcontroller through a 3.3 V and 5 V CMOS-compatible SPI interface and provides protection and diagnostics to the system.

1 Block diagram and pin description

Figure 1. Block diagram





Figure 2. Configuration diagram (top through view)



Note: Although the TAB is not intended as the device reference ground, it can be connected to the PCB GND layer. The four corner leads (internally connected to the TAB) are intended for thermo-mechanical purpose only: they must be soldered on PCB copper areas (not necessarily directly connected to the PCB GND layer).

Table 1. Pin functions

Pin #	Name	Function
TAB		Connected to internal ground through high resistive path. To be connect to GND.
1	VSPI	DC supply input for the SPI interface. 3.3 V and 5 V are compatible.
2	CSN	Chip select (active low) for SPI communication. It is the selection pin of the device. CMOS compatible input.
3	SDI	Serial data input for SPI communication. Data is transferred serially into the device and sampled on SCK rising edge.
4	SDO	Serial data output for SPI communication. Data is transferred serially out of the device on the SCK falling edge.
5	SCK	Serial clock for SPI communication. It is a CMOS compatible input.
6	DIAG	Open drain active low logic output. Diagnostic feedback.
7	OUTST1	Open drain active high. GATE1 status monitor. This pin reports in digital format the status of the GATE1 pin: OUTST1 = H or L accordingly to GATE1 status high or low.
8	OUTST2	Open drain active high. GATE2 status monitor. This pin reports in digital format the status of the GATE2 pin: OUTST2 = H or L accordingly to GATE2 status high or low.
9	DIN1	Direct input to wake up device from standby and to control directly GATE1 turn-on/turn-off. If not used, must be connected to the ground through a 1 kΩ resistor.
10	DIN2	Direct input to wake up device from standby and to control directly GATE2 turn-on/turn-off. If not used, must be connected to the ground through a 1 kΩ resistor.
11	HWLO	Active high input pin compatible with 3.3 V and 5 V CMOS; it allows moving the device into states with default or locked configurations, with optional output control. It wakes up the device from deep standby. If not used, must be connected to the ground through a 1 kΩ resistor.
12	V3V3	Output of the 3.3 V internal LDO voltage regulator (logic and I/O supply). Connect a low ESR capacitor (1 μF) close to this pin.
13	GND	Ground connection.
14	EXT_LDO	External V3V3 supply. If not used, must be connected to the ground through a 1 kΩ resistor.
15	NTC2	Positive input pin for external NTC2 resistor.
16	OUT2_B	Out of P-channel bypass 2 connection.
17	OUT2	External FET source 2 connection.
18	GATE2	Output of the gate driver 2 for the external FET.
19	SENSEN2	Current sense amplifier 2 negative input.
20	SENSEP2	Current sense amplifier 2 positive input.
21	SENSEP1	Current sense amplifier 1 positive input.
22	SENSEN1	Current sense amplifier 1 negative input.
23	GATE1	Output of the gate driver 1 for the external FET.
24	OUT1	External FET source 1 connection.
25	OUT1_B	Out of P-channel bypass 1 connection.
26	NTC1	Positive input pin for external NTC1 resistor.
27	VS	Input supply pin. Connect to the 12 V, 24 V, 48 V battery voltage.
28	CP	Charge pump output.
29	CP2P	Charge pump—Positive terminal of the flying capacitor C _{P2} .
30	CP2M	Charge pump—Positive terminal of the flying capacitor C _{P2} .
31	CP1P	Charge pump—Positive terminal of the flying capacitor C _{P1} .
32	CP1M	Charge pump—Negative terminal of the flying capacitor C _{P1} .

2 Application information

Figure 3. Application diagram per-channel back-to-back configuration




Figure 4. Application diagram back-to-back configuration




Figure 5. Application diagram independent channels configuration




Figure 6. Application diagram with shared load configuration




Table 2. Components value

Reference	Value	Notes
C _{S1}	3x(22 uF)	100 V rated for 48 V applications
	2x(47 uF) ⁽¹⁾	50 V rated for ≤ 24 V applications
C _{S2}	100 nF	50 V rated for ≤ 24 V applications
		100 V rated for 48 V applications
C _{P1} , C _{P2}	220 nF	50 V rated
C _P	390 nF	50 V rated
C _{VSP1}	330 nF	10 V rated
C _{V3V3}	1 uF	6.3 V rated
C _{SPD-UP} ⁽²⁾	100 pF	10 V rated
R _{PU}	5.6 kΩ	-
R _A	8.2 kΩ	Mounted only in case of VREG at 5 V
R _B	15 kΩ	Mounted only in case of VREG at 5 V
R _{PD(OST)}	4.7 kΩ	-
R _{PD(DI)}	47 kΩ	-
R _(VSP1)	300 Ω	-
R _{PROT}	2.2 kΩ	-
R _{PROT(SPI)} ⁽²⁾	R _{CS} 0 to 2.2 kΩ	-
	R _{CLK} 0 to 2.2 kΩ	-
	R _{SDI} 0 to 2.2 kΩ	-
	R _{SDO} 100 Ω	-
R _{GATE}	1 Ω to 10 Ω	In case of multiple external MSFET in parallel, use an R _{GATE} for each
R _{GB}	47 kΩ	-
R _{REF}	12 kΩ	±1%
R _{NTC}	10 kΩ	Example: B57232V5103F360
R _{SENSE}	1 mΩ	Power rating according to load current
D ₁ , D ₂	IF and VRRM according to application requirements	Examples: STPS2H100ZFY and STPS2L60ZFY for 48 V and ≤ 24 V applications, respectively
D ₃ , D ₄	IF, IFSM, and VRRM according to application requirements	These free-wheeling diodes deenergize the inductive component of the load. VRRM, IF, and IFSM are selected according to voltage and output rating, as well as to load inductance.

1. In case of usage at 12 V, the device can withstand the severe cold-start pulse test defined by the VW80000 LV124 E-11 without turning OFF the OUV.
2. In case of single device on the SPI bus, then the protection resistors are not strictly necessary. In case of shared SPI bus with other devices, the protection resistor may result necessary to improve application robustness against fault events on the shared bus. The presence of the protection resistor may impact the maximum speed of the SPI; if necessary, a small (100 pF) capacitor in parallel to the protection resistor can be used.

3 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: <http://www.st.com>. ECOPACK is an ST trademark.

3.1 QFN 5x5x0.9 mm 32+4L wettable flanks package information

Figure 7. QFN 5x5x0.9 mm 32+4L wettable flanks package outline




Table 3. QFN 5x5x0.9 mm 32+4L wettable flanks mechanical data

	Dimension [mm]		
	Min.	Typ.	Max.
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A2	0.2 REF		
A3	0.10		
b	0.20	0.25	0.30
D		5.00	
e		0.50	
E		5.00	
L	0.35	0.45	0.55
L1		0.35	
L2		0.075	
L3		0.42	
k	0.20		
N	32 + 4		

Table 4. Tolerance of form and position

Symbol	Tolerance
aaa	0.15
bbb	0.10
ccc	0.10
ddd	0.05
eee	0.08
fff	0.10

Table 5. Exposed pad variation


	Dimension [mm]		
	Min.	Typ.	Max.
D2	3.55	3.60	3.65
E2	3.55	3.60	3.65

Table 6. QFN 5x5x0.9 mm 32+4L wettable flanks mm carrier tape

Description	Value [mm]
A0	5.30 ± 0.1
B0	5.30 ± 0.1
K0	1.10 ± 0.1
F	5.50 ± 0.1
P1	8.00 ± 0.1
W	12.00 ± 0.1

3.3 QFN 5x5x0.9 mm 32+4L wettable flanks marking information

Figure 10. QFN 5x5x0.9 mm 32+4L wettable flanks marking information



Parts marked as '&' are not yet qualified and therefore not approved for use in production. STMicroelectronics is not responsible for any consequences resulting from such use. In no event will STMicroelectronics be liable for the customer using any of these engineering samples in production. STMicroelectronics's quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Revision history

Table 7. Document revision history

Date	Version	Changes
05-Feb-2026	1	Initial release.

Contents

1	Block diagram and pin description	3
2	Application information	5
3	Package information	8
3.1	QFN 5x5x0.9 mm 32+4L wettable flanks package information	8
3.2	QFN 5x5x0.9 mm 32+4L wettable flanks packing information	10
3.3	QFN 5x5x0.9 mm 32+4L wettable flanks marking information	11
	Revision history	12
	List of tables	14
	List of figures	15

List of tables

Table 1.	Pin functions	4
Table 2.	Components value	7
Table 3.	QFN 5x5x0.9 mm 32+4L wettable flanks mechanical data	9
Table 4.	Tolerance of form and position	9
Table 5.	Exposed pad variation	9
Table 6.	QFN 5x5x0.9 mm 32+4L wettable flanks mm carrier tape	11
Table 7.	Document revision history	12

List of figures

Figure 1.	Block diagram	3
Figure 2.	Configuration diagram (top through view)	3
Figure 3.	Application diagram per-channel back-to-back configuration	5
Figure 4.	Application diagram back-to-back configuration	5
Figure 5.	Application diagram independent channels configuration	6
Figure 6.	Application diagram with shared load configuration	6
Figure 7.	QFN 5x5x0.9 mm 32+4L wettable flanks package outline	8
Figure 8.	QFN 5x5x0.9 mm 32+4L wettable flanks suggested footprint	10
Figure 9.	QFN 5x5x0.9 mm 32+4L wettable flanks carrier tape	10
Figure 10.	QFN 5x5x0.9 mm 32+4L wettable flanks marking information	11

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers’ market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved