



Multi-application Java[®] Card platform based on a 32-bit Arm[®] Cortex[®]-M35P CPU with I²C and SPI interfaces



WLCSP24

Product status

Custom data

Features

Hardware features

- Arm® Cortex®-M35P 32-bit RISC core cadenced at 70 MHz
- Operating temperature range: -30 °C to 85 °C
- High-stress memory (HSM):
 - Endurance of 200 000 erase/write cycles
 - Configured to enhance specific object endurance: 10 million write cycles for specific data
 - Provides a total of 1 gigabyte of updated data
 - 15 years' data retention
- Available in a 24-ball wafer-level chip-scale package (WLCSP24)
- External interfaces:
 - ISO/IEC 7816-3 (ST Reserved test feature)
 - Slave serial peripheral interface (SPI) up to 10 MHz
 - Slave I²C interface up to 1 Mb/s
- Class C (1.8 V), Class B (3 V) and 3.3 V supply voltage ranges
- ESD protection greater than 4 kV (HBM)

Software features

- Java[®] Card 3.0.5 Classic operating system
- GlobalPlatform[®] 2.3 support
- Support for GlobalPlatform[®] SCP03 and SCP11
- Support for GlobalPlatform® executable load file (ELF) upgrade
- Dynamic memory management
- APDU communication over I²C/SPI based on the GlobalPlatform[®] "APDU Transport over I²C/SPI" specification
- Firmware upgrade mechanism

Application

- Android[™] Weaver
- Secure storage
- Android[™] Keymint



1 Description

The STSAFE-S320 system on chip is a top-class embedded secure element (*eSE*) able to manage Java[®] Card applets from different stakeholders (such as the user, original equipment manufacturer (*OEM*), hardware integrator, or service provider).

The device is compliant with Java® Card 3.0.5 with enhanced mechanisms of memory management, security, and data management.

It also supports the GlobalPlatform® Card Specifications v.2.3 and related amendments:

- GlobalPlatform[®] Amendment C Contactless Services v1.3 (support of the "Cumulative Delete" and "Get Status" sections)
- GlobalPlatform[®] Amendment D Secure Channel Protocol SCP03 v1.1.1
- GlobalPlatform[®] Amendment F Secure Channel Protocol '11' v1.2.1
- GlobalPlatform® Amendment H Executable Load file Upgrade v1.1
- GlobalPlatform[®] Access Control v1.1
- GlobalPlatform® APDU communication over *I*²*C*/*SPI* based on the GlobalPlatform® "APDU Transport over *I*²*C*/*SPI*" specification v1.0
- GlobalPlatform[®] SE Configuration v2.0

The STSAFE-S320 devices are based on Arm® cores.







Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Note: Java is a registered trademark of Oracle and/or its affiliates.

The STSAFE-S320 is integrated with Android[™] applications "Keymint" and "Weaver". It can also host STMicroelectronics applications for secure storage.

It provides state-of-the-art security of the provided functionality, resistant to recent EMVCo/JIL Hardware-related Attacks Subgroup (JHAS)-identified vulnerabilities.

Moreover, the STSAFE-S320 ensures a high level of security and isolation between applications, and Common Criteria EAL5+ certification is ongoing.

1.1 Main features

The STSAFE-S320 system on chip (*SoC*) is a top-class multi-application Java[®] Card platform, developed on top of a performing hardware architecture based on a powerful Arm[®] Cortex[®]-M35 *CPU*.

The Java® Card-based operating system complies with the Java® Card 3.0.5 classic application programming interface ().

The STSAFE-S320 *SoC* boasts *SE* remote applet management (*RAM*) fully integrated with GlobalPlatform[®] card specification v.2.3, including the SCP03 protocol according to Amendment D, the elliptic curve-based secure channel protocol (SCP11a/SCP11b/SCP11c) according to Amendment F, and *ELF* upgrade according to Amendment H.

The STSAFE-S320 *SoC* also supports dynamic memory management integrated with the Java® Card garbage collection mechanism.

It could be used to provide secure storage, cryptographic services, and other security functionality via Java® Card applets.

DB4858 - Rev 2 page 2/5



Revision history

Table 1. Document revision history

Revision	Changes
1	Initial release.
2	Updated : Section 1: Description
	1

DB4858 - Rev 2 page 3/5



Glossary

APDU Application protocol data unit

CPU Central processing unit

ELF Executable load file

ESD Electrostatic discharge

eSE Embedded secure element

HBM Human body model

HSM Hgh-stress memory

IEC International Electrotechnical Commission

ISO Relative to the ISO/IEC 7816 asynchronous receiver transmitter.

I²C Inter-integrated circuit

OEM Original equipment manufacturer

RAM Remote applet management

RISC Reduced instruction set computing (CPU design strategy)

SCP Secure channel protocol

SE Secure element

SoC System on chip

SPI Serial peripheral interface

WLCSP Wafer-level chip-scale package

DB4858 - Rev 2 page 4/5



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DB4858 - Rev 2 page 5/5