

Data brief

Stellar SR6 P7 line—32-bit Arm[®] Cortex[®]-R52+ automotive integration MCU 6× Cortex[®]-R52+ cores, 20 MB NVM (2× 19.5 MB "OTA X2") 8.2 MB RAM, with embedded virtualization, safety, and security



FPBGA516 (25 × 25 mm)



FPBGA292 (17 × 17 mm)



Product status link		
Part number	Package	
SR6P7C8	FPBGA516	
SR6P7C4	FPBGA292	

Features

- AEC-Q100
- SR6 integration MCUs:
 - Have superior real-time and safe performance (with highest ASIL-D capability)
 - Bring hardware-based virtualization technology to MCUs for simplified multiple software integrations at optimized performance
 - Have built-in fast and cost-effective OTA reprogramming capability (with built-in dual-image storage)
 - Offer high-speed security cryptographic services, for example for network authentication

Cores

- 6 × 32-bit Cortex[®]-R52+ cores (4 of them with checker cores, and 2 in splitlock configuration):
 - Configurable as either 6 cores (4 of them in lockstep configuration) or 5 cores (all of them in lockstep configuration)
 - Arm[®] v8-R compliant
 - Single precision floating-point unit (FPU)
 - New privilege level for real-time virtualization
 - 2 cores with Neon[™] extensions (for example *SIMD*, dual precision FPU)
- 2 Cortex[®]-M4 multipurpose accelerators, one in lockstep configuration
- 4 eDMA engines in lockstep configuration

Memories

- Up to 20 MB on-chip nonvolatile memory (NVM):
 - PCM (phase-change memory) as nonvolatile memory
 - 19.5 MB code NVM, with embedded memory replication for OTA (overthe-air) reprogramming with up to 2× 19.5 MB
 - 512 KB HSM-dedicated code NVM
- 640 KB data NVM (512 KB + 128 KB dedicated to HSM)
- Up to 8400 KB on-chip general-purpose SRAM



Security: 2nd generation hardware security module

- Cybersecurity: ISO/SAE 21434 compliance (refer to the cybersecurity reference manual for details)
- On-chip high-performance security module with full support for e-safety vehicle intrusion protected applications (EVITA)
- Symmetric and asymmetric cryptography processor
- High-performance lock-stepped AES-light security subsystem for fast ASIL-D cryptographic services

Safety: comprehensive new-generation ASIL-D safety concept

- New state-of-the-art safety measures at all levels of the architecture for most efficient implementation of ISO 26262 ASIL-D functionalities
- Complete hardware virtualization architecture built on Cortex®-R52+ new privilege mode (best-in-class software isolation, real-time support for multiple virtual machines/applications)

Peripheral, I/O, and communication interfaces

- 11 LINFlexD modules
- 2 dual-channel FlexRay controllers
- 10 queued serial peripheral interface (SPIQ) modules
- 4 microsecond channels (MSC) and 2 microsecond plus (MSC-Plus) channels
- 2 I²C interfaces
- 2 SENT modules (15 channels each)
- 2 PSI5 modules (1 channel each)
- Enhanced analog-to-digital converter system with:
 - 12 separate 12-bit SAR analog converters (including one supervisor/safety ADC).
 - 4 separate 9-bit SAR analog converters (2 channels each) with fast comparator mode
 - 12 separate 16-bit sigma-delta analog converters with embedded DSP processor on each SD ADC
 - Enhanced interconnection with GTM timer for autonomous ADC/GTM subsystem operation
- Advanced timed I/O capability:
 - Generic timer module (GTM4154)
 - High-resolution timer
- Communication interfaces:
 - Two 10/100/1000 Mbit/s Ethernet controllers compliant with IEEE 802.3-2008: IPv4 and IPv6 checksum modules, AVB, VLAN, and EMC optimized SGMII
 - 11 modular controller area network (MCAN) modules, and 1 time-triggered controller area network (M_TTCAN), all supporting flexible data rate (ISO CAN FD[®])
 - 2 CAN XL[®] interfaces

External memory interfaces

2 octo-SPI IPs to support HyperBus[™] memory (flash/RAM) devices

DB4504 - Rev 5 page 2/9





Introduction

1.1 **Document overview**

This document provides a summary of the target specification and features of the SR6P7C8, SR6P7C4 devices. For detailed information, refer to the device Datasheet and device Reference manual.

For information on the Cortex®-R52+ and Cortex®-M4 cores, refer to the technical reference manuals, available Note: from the www.arm.com website.

Note: Arm and the Arm logo are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

1.2 **Description**

Stellar integration MCUs have been designed to meet the requirements of domain controllers and ECUs with high integration requested in the architectures of connected updatable automated and electrified cars. They have superior real-time and safe performance (with highest ASIL-D capability). Bringing hardware-based virtualization technology to MCUs, they ease the development and integration of multiple source software onto the same hardware while maximizing the resulting software performance. They offer high-efficiency OTA reprogramming capability with fast new image download and activation at almost no memory overhead thanks to SR6 unique built-in dual-image storage tailored to OTA reprogramming needs. They also provide high-speed security cryptographic services, for instance for network authentication.

Table 1. SR6P7C8, SR6P7C4 overview

Feature		SR6P7C8, SR6P7C4
Cortex®-R52+ cores (+ checker cores)		6 cores (+4 checkers), configurable as 5 cores (+5 checkers)
Neon [™] (with SIMD, dual precision floating point)		2
Cache (instruction/data) per core in Kbyte		32/32
Core memory protection unit (regions), several additional protection mechanisms in the architecture, for example: NOC firewalls	Hypervisor (EL2)	24
	OS (EL1)	24
	Overall including HSM in Mbytes	20
Code NVM	Cluster code NVM in Mbytes	19.5
	HSM code NVM in Kbytes	512
Code NVM built-in memory replication for OTA reprogramming (not supported by HSM) in Mbytes		Up to 2× 19.5
Data NVM in Kbytes		640
RAM in Kbytes		8400
Hardware security module (HSM) - 2 nd generation		Yes
AES-Light (crypto	ographic services)	4
Arm [®] Cortex [®] -M4	Multipurpose accelerator (DSPH)	1
	Multi-purpose accelerator in lockstep (DME)	1
	Engine	4
eDMA engines (number of channels, more channels through muxes/channel)	Channel	3× 32
onaline on ough marca chaine,		1× 64
LIN and UART (LINFlexD)		11
CAN_FD		12
CAN_XL		2
SPIQ (with LVDS channel)		10 (2)

DB4504 - Rev 5 page 3/9





Feature		SR6P7C8, SR6P7C4
Microsecond channel (MSC)		4
SENT	Unit	2
	Channel/unit	15
I ² C		2
PSI5	Unit	2
	Channel/unit	1 channel
FlexRay [™] (dual channel)		2
	Total	2
Cinchit othernet IEEE 202 2 2000 compliant	With MII, RMII, RGMII, and SGMII	1
Gigabit ethernet IEEE 802.3-2008 compliant	With MII, RMII, and RGMII	0
	With RMII and SGMII	1
SIPI/LFAST interprocessor bus		2
Generic timer modules (GTM4)		GTM4154
High-resolution timer		2 × 8 ch
12-bit SAR analog converters		12
16-bit sigma-delta analog converters (units with DSPL)		12
9-bit SAR analog comparators		8
Octo-SPI (support HyperBus [™] memory devices)		Yes
	Main debug port (JTAG+SWD)	Yes
Debug port	Secondary debug port (SWD)	Yes
High-speed off-chip trace lane (multi GBit/s, Aurora [™] protocol)		4
Max temperature (target)	Junction temperature	165 °C ⁽¹⁾
	FPBGA516	X
Packages	FPBGA476	_
	FPBGA292	X

^{1.} Nominal specification up to 150 °C. Delta specification up to 165 °C.

DB4504 - Rev 5 page 4/9

Introduction

1.3 Block diagram

The figure below shows the top-level block diagram.

Figure 1. Block diagram





Revision history

Table 2. Document revision history

Date	Version	Changes
01-Jun-2021	1	Initial ST Restricted release.
12-Aug-2021	2	Second ST Restricted release.
21-Jun-2022	3	Initial public release.
24-Jun-2022	4	In the whole document: replaced Cortex®-R52 by Cortex®-R52+ updated LINFlexD module number to 11 In the document title: replaced 8.4 by 8.2 MB RAM
11-Oct-2022	5	In the whole document: • minor editorial changes • replaced generic part number with part numbers • Security: 2 nd generation hardware security module: added cybersecurity compliance. • Peripheral, I/O, and communication interfaces: changed "2 PSI5 modules (2 channels each)" to "(1 channel each)" • Table 1. SR6P7C8, SR6P7C4 overview: — "PSI5 channel/unit" updated from "2 channels" to "1 channel"
18-Oct-2024	6	Section Features updatedSection 1.2: updatedAdded glossary
22-Oct-2024	7	Section Features first bullet point updated

DB4504 - Rev 5 page 6/9



Glossary

ADC Analog-to-digital converter

AEC Automotive Electronics Council. Also known as CDF-AEC for Chrysler-Delco-Ford Automotive Electronics Council. Shortened to AEC.

AES Advanced encryption standard. Cryptographic algorithm.

ASIL Automotive safety integrity level

It is a risk classification system defined by the ISO 26262 standard for the functional safety of road vehicles. There are four ASILs identified by ISO 26262—A, B, C, and D. ASIL A represents the lowest degree and ASIL D represents the highest degree of automotive hazard.

AVB Audio-video bridging

BCS Boot code sector

BSC Basic (dimension)

CAN Controller area network

CAN FD® Controller area network flexible data rate

CAN XL® Controller area network extra long

CBC Cipher block chaining

CDM Charged device model

CFB Cipher feedback

CGM Clock generation module

CMAC Cipher-based message authentication code

CMD Command

CMOS Complementary metal-oxide-semiconductor

COL Collision detect

Asynchronous receiver signal of the mediaindependent interface (MII).

CPHA Clock phase bit. Selects the clock phase.

CPOL Clock polarity bit. Selects the clock polarity.

CPU Central processing unit

CRC Cyclic redundancy check

CRS Carrier sense

Asynchronous receiver signal of the mediaindependent interface (MII).

CTI Arm® CoreSight™ cross-trigger interface

CTM Cross-trigger matrix

CTR Counter mode

CXPI Clock extension peripheral interface

DAC Digital-to-analog converter

DC Direct current

DCF Device configuration format

DDR Double data rate

DMA Direct memory access

DNL Differential nonlinearity

DSP Digital signal processing

DTR Double transfer rate

eDMA Enhanced direct memory access

EMC Electromagnetic compatibility

EVITA e-safety vehicle intrusion protected applications

FCCU Fault collection and control unit

FPBGA Fine-pitch-ball-grid-array

FPU Floating-point unit

GB Gigabyte

GPIO General-purpose input/output

DB4504 - Rev 5 page 7/9



MSC Microsecond channel

NVM Nonvolatile memory

NoC Network on chip

GTM Generic timer module **OS** Operating system **HSM** Hardware security module **OSR** Oversampling ratio **HSSTP** High-speed serial trace probe **OTA** Over the air I/O Input/output PHY Physical layer **IEC** International Electrotechnical Commission PLL Phase-locked loop **IEEE** Institute of Electrical and Electronics Engineers PSI5 Peripheral sensor interface (PSI5). An interface for automotive sensor applications. IPv4 Internet protocol version 4 **RAM** Random access memory IPv6 Internet protocol version 6 **RMII** Reduced media-independent interface **ISO** International Organization for Standardization **SAR** Successive approximation register I²C Inter-integrated circuit **SENT** Single-edge nibble transmission for automotive applications **JEDEC** Joint Electron Device Engineering Council SeooC Safety element out of context JTAG Joint Test Action Group **SGMII** Serial gigabit media-independent interface **KB** Kilobyte **SIMD** Single-instruction multiple data LFAST LVDS fast asynchronous serial transmit interface SIPI Serial interprocessor interface **LIN** Local interconnect network SPI Serial peripheral interface LVDS Low-voltage differential signaling **SPIQ** Queued serial peripheral interface **M_TTCAN** Time-triggered controller area network **SRAM** Static random-access memory **MB** Megabyte SRC Sample rate converter MCAN Modular controller area network **ST** STMicroelectronics MCU Microcontroller unit STLA Signal tap logic analyzer **MEMU** Memory error management unit **SWD** Secondary debug port MII Media-independent interface

DB4504 - Rev 5 page 8/9

UART Universal asynchronous receiver/transmitter

VLAN Virtual local area network



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The product must not be used following exposure greater than or equal to a total ionizing dose of 50 krad per silicon for military applications, or for commercial space applications at altitudes above 50 000 feet.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved

DB4504 - Rev 5 page 9/9