

Stellar SR6 G6 line—32-bit Arm<sup>®</sup> Cortex<sup>®</sup>-R52+ automotive integration MCU 4× Cortex<sup>®</sup>-R52+ cores, 31 MB xMemory, 3.8 MB RAM, with embedded virtualization, safety, and security



FPBGA476 (21.3 × 21.3 mm)



FPBGA292 (17 × 17 mm)



Product summary		
Part number	Package	
SR6G6C6	FPBGA476	
SR6G6C4	FPBGA292	

## **Features**

## **Highlights**



- SR6 integration MCUs:
- SR6 integration *MCU*s:
  - Have superior real-time and safe performance (with highest ASIL-D capability)
  - Bring hardware-based virtualization technology to MCUs for simplified multiple software integrations at optimized performance
  - Have built-in no downtime OTA reprogramming capability (with built-in dual-image mechanism)
  - Offer high-speed security cryptographic services, for example for network authentication

## **Cores and accelerators**

- 4 x 32-bit Cortex<sup>®</sup>-R52+ cores (2 of them with checker cores, and 2 in split-lock configuration):
  - Configurable as either 4 cores (2 of them in lockstep configuration) or 3 cores (all of them in lockstep configuration)
  - Arm<sup>®</sup> v8-R compliant
  - Single precision floating-point unit (FPU)
  - New privilege level for real-time virtualization
  - Up to 500 MHz
  - 1 core with Neon<sup>™</sup> extensions (for example S*IMD*, dual precision FPU)
- 2 Cortex<sup>®</sup>-M4 multipurpose accelerators running at up to 200 MHz, both in lockstep configuration
- 4 eDMA engines in lockstep configuration
- Ethernet switch: L2+ Ethernet switch with 2× 1 GB ports, 2× MACSEC, QoS, AVB, and TSN

#### **Memories**

- *xMemory*: up to 31 MB extensible on-chip nonvolatile memory (NVM) depending on ordered part number:
  - PCM (phase-change memory) as nonvolatile memory
  - Up to 30 MB code NVM, with A/B swap OTA mechanism (up to 2× 15 MB)
  - 1024 KB HSM-dedicated code NVM, with A/B swap OTA mechanism (2× 512 KB)
- 384 KB data NVM (256 KB + 128 KB dedicated to HSM)
- Up to 3840 KB on-chip general-purpose SRAM



## Security: 2<sup>nd</sup> generation hardware security module

- Cybersecurity: ISO/SAE 21434 compliance (refer to the cybersecurity reference manual for details)
- On-chip high-performance security module with full support for e-safety vehicle intrusion protected applications (EVITA)
- Symmetric and asymmetric cryptography processor
- High-performance lock-stepped AES-light security subsystem for fast ASIL-D cryptographic services
- Two MACsec accelerators integrated on each Ethernet link

### Safety: comprehensive new-generation ASIL-D safety concept

- New state-of-the-art safety measures at all levels of the architecture for most efficient implementation of ISO 26262 ASIL-D functionalities
- Complete hardware virtualization architecture built on Cortex®-R52+ new privilege mode (best-in-class software isolation, real-time support for multiple virtual machines/applications)

#### Device standby/low-power modes

- Versatile low-power modes
- Ultra-low power: standby mode for lowest quiescent current with optimized active subsystem (for example standby RAM) and wake-up capability
- Smart low-power: smart power mode with Cortex®-M4 subsystem, extended communications interfaces, and ADC peripheral

#### Peripheral, I/O, and communication interfaces

- 24 LINFlexD modules
- 1 dual-channel FlexRay controller
- 10 queued serial peripheral interface (SPIQ) modules
- 2 DSPI with shifted PWM serialization support for lighting applications
- 6 I<sup>2</sup>C interfaces
- Enhanced audio support that enables audio over Ethernet:
  - Ethernet controller with AVB support
  - Medial clock recovery with integrated audio PLL
  - Two integrated interchip sound (I<sup>2</sup>S)/time-division multiplexed (TDM) interfaces
  - Integrated sample rate converters (6 channels on each I<sup>2</sup>S interface)
- 2 SENT modules (4 channels each)
- 2 PSI5 modules (2 channels each)
- 1 peripheral component interconnect express (PCIe) Gen2 controller
  - Gen2 PHY: Gen1 (2.5 GT/s), Gen2 (5.0 GT/s)
  - Gen3 MAC
  - 2 lanes
  - Configurable controller with one or two lanes
- Enhanced analog-to-digital converter system with:
  - 4 separate 12-bit SAR analog converters (including one supervisor/safety ADC).
  - 1× 9-bit SAR analog converter for device standby/low-power mode
- Advanced timed I/O capability:
  - Generic timer module (GTM4184)

DB5381 - Rev 2 page 2/12



- Communication interfaces:
  - Two 10/100/1000 Mbit/s Ethernet controllers compliant with IEEE 802.3-2008: IPv4 and IPv6 checksum modules, AVB, VLAN, and EMC optimized SGMII
  - Two 10 Mbit/s Ethernet controllers compliant with 10BASE-T1S and the OPEN Alliance 3-pin (OA3p) interface
  - 15 modular controller area network (MCAN) modules, and 1 time-triggered controller area network (M\_TTCAN), all supporting flexible data rate (ISO CAN FD<sup>®</sup>)
  - 2 CAN XL<sup>®</sup> interfaces

# **External memory interfaces**

- 2 octo-SPI IPs to support HyperBus<sup>™</sup> memory (flash/RAM) devices
- 1 SDMMC interface

DB5381 - Rev 2 page 3/12



# 1 Introduction

## 1.1 Document overview

This document provides a summary of the target specification and features of the SR6G6 devices. For detailed information, refer to the device Datasheet and device Reference manual.

Note: For information on the Cortex®-R52+ and Cortex®-M4 cores, refer to the technical reference manuals, available from the www.arm.com website.

Note: Arm and the Arm logo are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

# 1.2 Description

Stellar integration MCUs have been designed to meet the requirements of domain controllers and ECUs with high integration requested in the architectures of connected, updatable, automated, and electrified cars. They have superior real-time and safe performance (with highest ASIL-D capability). Bringing hardware-based virtualization technology to MCUs, they ease the development and integration of multiple source software onto the same hardware while maximizing the resulting software performance. They offer high-efficiency OTA reprogramming capability with fast new image download and activation. They also provide high-speed security cryptographic services, for instance for network authentication.

Table 1. SR6G6 overview

Feature		SR6G6
Cortex®-R52+ cores (+ checker cores)		4 cores (+2 checkers), configurable as 3 cores (+3 checkers)
Neon <sup>™</sup> (with SIMD, dual precision floating point)		1
Cache (instruction/data) per core in Kbyte		32/32
Core memory protection unit (regions), several additional protection mechanisms in the architecture, for example: NOC firewalls	Hypervisor (EL2)	24
	OS (EL1)	24
Code NVM	Overall including HSM in Mbytes	16 MB extensible to: 19.75 MB, 23.5 MB or 31 MB (depending on ordered part number)
	Cluster code NVM in Mbytes	30 (depending on ordered part number)
	HSM code NVM in Kbytes	1024
Data NVM in Kbytes		384
RAM in	Kbytes	3840
Hardware security module (HSM) - 2 <sup>nd</sup> generation		Yes
AES-Light (cryptographic services)		4
Arm <sup>®</sup> Cortex <sup>®</sup> -M4	Multipurpose accelerator in lockstep (DSPH)	1
	Multi-purpose accelerator in lockstep (DME)	1
Standby and smart power modes		Yes
eDMA engines (number of channels, more channels through muxes/channel)	Engine	4
	Channel	3× 32
		1× 64
Audio over Ethernet enhancements:  Ethernet controller with AVB support  Media clock recovery (optional: integrated audio PLL)  Integrated interchip sound (I²S)/time-division multiplexed (TDM) interfaces  Optional: integrated sample rate converters		Yes with integrated audio PLL 2× SRC (6 channels each)

DB5381 - Rev 2 page 4/12






Feature		SR6G6
I <sup>2</sup> S with TDM		2
LIN and UART (LINFlexD)		24
CAN	_FD	16
CAN	CAN_XL	
SPIQ (with LV	/DS channel)	10 (0)
SENT	Unit	2
	Channel/unit	15
I <sup>2</sup> C		6
DS	PI	2
PSI5	Unit	2
F313	Channel/unit	2 channels
FlexRay <sup>™</sup> (d	ual channel)	1
	Total	2
10/100/1000 Mbit/s Ethernet IEEE 802.3-2008 compliant	With MII, RMII, RGMII,and SGMII	1
	With RMII and SGMII	1
10BASE-T1S Ethernet MAC and PHY with OA3p, the OPEN Alliance 3-pin interface (for 10BASE-T1S transceivers)		2
Line-rate media access control security (MACsec) accelerators		2
Flexible and safe Ethernet switch (FLEX_SGS) with L2/L2+ routing features		Yes
PCI Express® (PCIe®) Gen2		2 lanes
SIPI/LFAST interprocessor bus		1
Generic timer modules GTM4184		Yes
High-resolu	ution timer	No
12-bit SAR analog converters		4
9-bit SAR analog converters for low-power modes		1
Octo-SPI (support HyperBus <sup>™</sup> memory devices)		Yes
SDMMC interface		Yes
Debugged	Main debug port (JTAG+SWD)	Yes
Debug port	Secondary debug port (SWD)	Yes
High-speed off-chip trace lane (multi Gbit/s, Aurora <sup>™</sup> protocol)		2
Maximum temperature (target)	Junction temperature	150°C
Packages	FPBGA257	X
	FPBGA292	Х

DB5381 - Rev 2 page 5/12


Introduction

The figure below shows the top-level block diagram.

Figure 1. Block diagram
















1. Emulated by GTM.





# 2 Ordering information

Table 2. Ordering information scheme



i. iiay

R: Tape and reel (pin 1 top right)

DB5381 - Rev 2 page 7/12



# **Revision history**

Table 3. Document revision history

Date	Revision	Changes
18-Oct-2024	1	Initial release.
20-Nov-2025 2		<ul> <li>In the whole document minor editorial changes</li> <li>Updated document title</li> <li>Section Features: updated</li> <li>Highlights: added section title</li> </ul>
	<ul> <li>Cores and accelerators: updated</li> <li>Memories: updated</li> <li>Table 1. SR6G6 overview:</li> </ul>	
	<ul> <li>Code NVM, Flexible and safe Ethernet: updated</li> <li>Code NVM buil-in memory removed</li> <li>Figure 1. Block diagram: updated</li> <li>Section 2: Ordering information: added</li> <li>Glossary:</li> </ul>	
	<ul><li>ASIL, NVM, SWD: updated definition</li><li>xMemory: added</li></ul>	

DB5381 - Rev 2 page 8/12



## **Glossary**

**ADC** Analog-to-digital converter

**AEC** Automotive Electronics Council. Also known as CDF-AEC for Chrysler-Delco-Ford Automotive Electronics Council. Shortened to AEC.

**AES** Advanced encryption standard. Cryptographic algorithm.

**ASIL** Automotive safety integrity level - a risk classification system defined by the ISO 26262 standard for the functional safety of road vehicles; there are four ASILs identified by ISO 26262 — A, B, C, and D, from the lowest to the highest degree of automotive hazard

AVB Audio-video bridging

**AVTP** Audio-video transport protocol

**BCS** Boot code sector

**BSC** Basic (dimension)

**CAN** Controller area network

CAN FD® Controller area network flexible data rate

CAN XL® Controller area network extra long

**CBC** Cipher block chaining

**CDM** Charged device model

**CFB** Cipher feedback

**CGM** Clock generation module

**CMAC** Cipher-based message authentication code

**CMD** Command

**CMOS** Complementary metal-oxide-semiconductor

**COL** Collision detect

Asynchronous receiver signal of the mediaindependent interface (MII).

**CPHA** Clock phase bit. Selects the clock phase.

**CPOL** Clock polarity bit. Selects the clock polarity.

**CPU** Central processing unit

CRC Cyclic redundancy check

**CRS** Carrier sense

Asynchronous receiver signal of the mediaindependent interface (MII).

**CTI** Arm<sup>®</sup> CoreSight<sup>™</sup> cross-trigger interface

**CTM** Cross-trigger matrix

**CTR** Counter mode

**CXPI** Clock extension peripheral interface

**DAC** Digital-to-analog converter

**DC** Direct current

**DCF** Device configuration format

**DDR** Double data rate

**DMA** Direct memory access

**DME** Data movement engine

**DNL** Differential nonlinearity

**DS** Default speed

**DSPI** Deserial serial peripheral interface

**DTR** Double transfer rate

eDMA Enhanced direct memory access

**EMC** Electromagnetic compatibility

**EVITA** e-safety vehicle intrusion protected applications

FCCU Fault collection and control unit

FLEX\_SGS Flexible safe gateway/switch

FPBGA Fine-pitch-ball-grid-array

DB5381 - Rev 2 page 9/12



MCU Microcontroller unit **FPU** Floating-point unit **MEMU** Memory error management unit **GB** Gigabyte **GPIO** General-purpose input/output MII Media-independent interface **GTM** Generic timer module MSC Microsecond channel **HSM** Hardware security module NoC Network-on-chip **HSSTP** High-speed serial trace probe **NVM** Nonvolatile memory - a memory that retains its contents even when powered down, such as flash memory or EEPROM I/O Input/output OA3p OPEN Alliance 3-pin (interface) **IEC** International Electrotechnical Commission **OS** Operating system **IEEE** Institute of Electrical and Electronics Engineers **OTA** Over the air IPv4 Internet protocol version 4 PCle® Peripheral component interconnect express IPv6 Internet protocol version 6 **PHY** Physical layer **ISO** International Organization for Standardization PLL Phase-locked loop I<sup>2</sup>C Inter-integrated circuit PSI5 Peripheral sensor interface (PSI5). An interface I'S Integrated interchip sound for automotive sensor applications. **JEDEC** Joint Electron Device Engineering Council PTP Precision time protocol JTAG Joint Test Action Group **PWM** Pulse-width modulation **KB** Kilobyte **RAM** Random access memory **LFAST** LVDS fast asynchronous serial transmit interface **RGMII** Reduced gigabit media-independent interface RMII Reduced media-independent interface **LIN** Local interconnect network **SAR** Successive approximation register LVDS Low-voltage differential signaling M TTCAN Time-triggered controller area network **SDMMC** Secure digital and MultiMediaCard MAC Media access control **SENT** Single-edge nibble transmission for automotive applications MACsec Media access control security SeooC Safety element out of context **MB** Megabyte **SGMII** Serial gigabit media-independent interface MCAN Modular controller area network

DB5381 - Rev 2 page 10/12

SIMD Single-instruction multiple data



SIPI Serial interprocessor interface

SPI Serial peripheral interface

SPIQ Queued serial peripheral interface

**SRAM** Static random-access memory

**SRC** Sample rate converter

**ST** STMicroelectronics

STLA Signal tap logic analyzer

**SWD** Serial wire debug

**TDM** Time-division multiplexed or multiplexing

**UART** Universal asynchronous receiver/transmitter

**VLAN** Virtual local area network

**xMemory** Extensible embedded non volatile memory

DB5381 - Rev 2 page 11/12



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DB5381 - Rev 2 page 12/12