


## Evaluation board for the RHFLVDS42



Maturity status link

[EVAL-RHFLVDS42](#)

### Features

- Mounted RHFLVDS42 Engineering Model: Rad-hard, 600 Msps, LVDS driver
  - See RHFLVDS42 datasheet for further information
- Mounted components (ready-to-use)
- Material: 4-layered FR-4
- PCB thickness: 1.6 mm
- Copper thickness: 35  $\mu\text{m}$
- I/O Connectors: SMA , SIP 2.54 mm
- Power supply connections: banana 2 mm and SIP 2.54 mm
- Footprints for probes and CMS components
- Double ground layer which demonstrated the best performance
- Decoupling capacitive network close to the ICs to prevent noise on power supplies
- Numerous test points

### Description

The [EVAL-RHFLVDS42](#) evaluation board is a ready-to-use, configurable hardware, which allows designers to efficiently test the RHFLVDS42, a radiation-hardened LVDS driver.

This document describes the components included on the [EVAL-RHFLVDS42](#) evaluation board and recommends several ways to use the board.

The [EVAL-RHFLVDS42](#) evaluation board is intended for evaluation purposes only.

## 1 Device pin connection and description

Figure 1. RHFLVDS42 pin connections





Table 1. RHFLVDS42 pin description

Pin number	Symbol	Name and function
2, 3, 6, 7	1A to 4A	Receiver inputs
1, 4, 5, 8	1B to 4B	Negated receiver inputs
15, 14, 11, 10	1Y to 4Y	Receiver outputs
16	G	Enable/Disable inputs
9	G/	Enable/Disable inputs
13	GND	Ground
12	VCC	Supply voltage

## 2 Evaluation board schematic

Figure 2. EVAL-RHFLVDS42V1 evaluation board schematic



### 3 PCB print out

---

To allow high-bandwidth signal measurements, the PCB is a four-layered FR-4 material with a thickness of 1.6 mm. The external copper thickness is 45  $\mu\text{m}$ . The PCB tracks of the LVCMOS outputs are adapted to a 50  $\Omega$  impedance, while the LVDS differential pair inputs are adapted to a 100  $\Omega$  impedance. The following figures (Figure 3 to Figure 8) show the different layers of the EVAL-RHFLVDS42V1 PCB board.

Figure 3. Top layer




Figure 4. Top overlay




Figure 5. Bottom layer




Figure 6. Bottom overlay




Figure 7. Internal layer N° 2





Figure 8. Internal layer N° 3



## 4 Bill of materials

**Table 2. Bill of materials**

Quantity	Reference	Value	Package/Footprint	Manufacturer	Manufacturer's Part Number
1	C01	100 $\mu$ F	SMD D6.3MM	WURTH ELEKTRONIK	865060445005
5	C02, C11, C21, C31, C41	3.3 $\mu$ F	SMT 1206	WURTH ELEKTRONIK	885012208067
5	C03, C12, C22, C32, C42	100 nF	SMT - 0603	WURTH ELEKTRONIK	885012206095
1	C04	10 nF	SMT - 0603	WURTH ELEKTRONIK	885012206089
5	C05, C13, C23, C33, C43	100 pF	SMT - 0603	WURTH ELEKTRONIK	885012206077
4	C19, C29, C39, C49	10 pF	SMT - 0402	WURTH ELEKTRONIK	885012005055
1	J01	RED COLOR	HORIZONTAL TEST JACK 2MM	JOHNSON - CINCH CONNECTIVITY	105-0752-001
1	J02	BLACK COLOR	HORIZONTAL TEST JACK 2MM	JOHNSON - CINCH CONNECTIVITY	105-0753-001
14	J11, J12, J19, J21, J22, J29, J31, J32, J39, J41, J42, J49, J51, J52	SUBCLIC	SMA PCB EDGE MOUNT	RF SOLUTIONS	CON-SMA-EDGE-S
4	J13, J23, J33, J43	YELLOW COLOR	HORIZONTAL TEST JACK 2MM	JOHNSON - CINCH CONNECTIVITY	105-0757-001
16	J14, J15, J16, J18, J24, J25, J26, J28, J34, J35, J36, J38, J44, J45, J46, J48	SIP 1x2 MALE	SIP 1X2 STEP 2.54MM	WURTH ELEKTRONIK	61300211121
4	JU14, JU24, JU34, JU44	BLACK COLOR	STEP 2.54 MM	WURTH ELEKTRONIK	609002115121
4	M-01, M-02, M-03, M-04	10MM	HOLE M3	WURTH ELEKTRONIK	970100321
4	M-05, M-06, M-07, M-08	6MM	HOLE M3	ETTINGER	81.58.322
0	R11, R12, R21, R22, R31, R32, R41, R42	49.9R	SMT - 0603	WURTH ELEKTRONIK	560112116133
0	R17, R27, R37, R47	NM	SMT - 0402		
4	R18, R28, R38, R48	0R	SMT - 0402	WURTH ELEKTRONIK	560112110001
0	R19, R29, R39, R49	TBD	SMT - 0402	WURTH ELEKTRONIK	560112110021
0	R51, R52	49.9R	SMT - 0402	WURTH ELEKTRONIK	560112110002
1	U01	RHFLVDS4 2	FLAT 16 CERAMIC	STMICROELECTRONICS	RHFLVDS42

## 5 Evaluation board description

### 5.1 Power supply

The power supply VCC connectors are banana 2 mm and 1x2 SIP male types.

Typical power supply voltages are as follows:  $V_{CC} = 2.3 \text{ V}$  to  $2.7 \text{ V}$  and  $V_{CC} = 3 \text{ V}$  to  $3.6 \text{ V}$ .

To prevent noise on the power supply VCC, a  $100 \mu\text{F}$  electrolytic capacitor and a  $3 \mu\text{F}$  ceramic capacitor are placed near the VCC connector, at the board edge.

Three additional bypass capacitors (ceramics) of  $100 \text{ nF}$ ,  $10 \text{ nF}$  and  $100 \text{ pF}$  are placed close to the RHFLVDS42 device VCC pin.

### 5.2 Receiver enable and disable pins

When the connectors J51 and J52 are left open, RHFLVDS42 is enabled by default.

When using an external generator with a  $50 \Omega$  source impedance, R51 and R52 resistors are set to a  $50 \Omega$  value for impedance adaptation.

### 5.3 LVDS receiver inputs

The 4 LVDS differential input pairs ( 1A/1B, 2A/2B, 3A/3B, 4A/4B ) have different connectors:

- J15/J16 , J25/J26, J35/J36 and J45/J46 (1x2 SIP male) are dedicated for the LVDS inputs driven directly, or for test points. For example, these connectors can be used for signal probing with active probes.
- The high-bandwidth SMA connectors, J11/J12 , J21/J22, J31/J32, and J41/J42 are dedicated for the LVDS inputs driven directly by an external generator or from another LVDS driver such as the LVDS41 (see Figure 9).
- The banana connectors J13 , J32, J33 and J43 can be used for an external common-mode voltage application. Then, the jumpers J14/J54/J34/J44 must be closed.
- The  $100 \Omega$  termination resistor, a sum of two  $50 \Omega$  resistors (R11 , R12 , R21, R22, R31, R32, R41, R42) are placed by default at the LVDS inputs. They can be removed if not needed.
- Test point footprint for high-bandwidth probe tips soldering are also available ( PT11/PT12 , PT21/PT22 ,PT31/PT32 , PT41/PT42). Differential probe tips can also be soldered in differential mode to directly probe the receiver differential input voltage signal  $V_{ID} = V_A - V_B$ .

### 5.4 LVCMOS receiver outputs

There are different test points at the LVCMOS outputs.

- For medium-frequency signal probing (up to 200 Mbps), the LVDS signals can be observed at test points J18, J28, J38, and J48 with active probes.
- For a high-speed signal probing up to 600 Mbps, it is advised to use a high bandwidth probes tips soldered at PT19 to PT49 test points. Then, the  $0 \Omega$  serial resistor, R12, R18, R28, R38 and R48 must be removed to reduce reflections on the measured signal.
- The SMA connectors J19, J29, J39 and J49 can be used to observe a high-bandwidth signal at the scope  $50 \Omega$  input.
- Load capacitors of  $10 \text{ pF}$  (C11, C12, C21, C22, C31, C32, C41, and C42) are placed at the LVDS outputs. Of course, the user can adapt this value to their application.
- Other load resistor footprints are also available.

Figure 9. Typical LVDS receiver/receiver system schematic



## Revision history

**Table 3. Document revision history**

Date	Revision	Changes
23-Jun-2026	1	Initial release.

## Contents

<b>1</b>	<b>Device pin connection and description</b> .....	<b>2</b>
<b>2</b>	<b>Evaluation board schematic</b> .....	<b>3</b>
<b>3</b>	<b>PCB print out</b> .....	<b>4</b>
<b>4</b>	<b>Bill of materials</b> .....	<b>6</b>
<b>5</b>	<b>Evaluation board description</b> .....	<b>7</b>
<b>5.1</b>	Power supply .....	7
<b>5.2</b>	Receiver enable and disable pins .....	7
<b>5.3</b>	LVDS receiver inputs .....	7
<b>5.4</b>	LVCMOS receiver outputs .....	7
	<b>Revision history</b> .....	<b>9</b>



## List of tables

<b>Table 1.</b>	RHFLVDS42 pin description . . . . .	2
<b>Table 2.</b>	Bill of materials . . . . .	6
<b>Table 3.</b>	Document revision history . . . . .	9

## List of figures

<b>Figure 1.</b>	RHFLVDS42 pin connections . . . . .	2
<b>Figure 2.</b>	EVAL-RHFLVDS42V1 evaluation board schematic . . . . .	3
<b>Figure 3.</b>	Top layer . . . . .	5
<b>Figure 4.</b>	Top overlay . . . . .	5
<b>Figure 5.</b>	Bottom layer. . . . .	5
<b>Figure 6.</b>	Bottom overlay . . . . .	5
<b>Figure 7.</b>	Internal layer N° 2. . . . .	5
<b>Figure 8.</b>	Internal layer N° 3. . . . .	5
<b>Figure 9.</b>	Typical LVDS receiver/receiver system schematic . . . . .	8

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers’ market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved