

Migrating from the STM32WBA5xxx to the STM32WBA6xxx MCUs

Introduction

The designers of STM32 microcontroller applications must have the possibility to replace one microcontroller type easily by another from the same product family or by products from a different family. The reasons for migrating an application to a different microcontroller can be for example:

- To meet higher product requirements, extra demands on memory size, or an increased number of I/Os.
- To meet cost reduction constraints that require switching to smaller components and shrink the PCB area.

This application note details the steps required to migrate from a design based on an STM32WBA5xxx device to an application based on one of the STM32WBA6xxx MCUs.

This document provides guidelines for hardware and peripheral migration. To understand the information inside this application note better, the user must be familiar with the STM32 microcontroller family.

For additional information, refer to the product datasheets and reference manuals available on www.st.com.

Reference documents

This application note must be read with the following documents:

[1]	STM32WBA6xxx reference manual (RM0515)
[2]	STM32WBA6xxx datasheet (DS14736)
[3]	STM32WBA5xxx datasheet (DS14127)
[4]	STM32 microcontroller system memory boot mode (AN2606)
[5]	STM32 Cortex [®] -M33 MCUs programming manual (PM0264)
[6]	Cortex®-M33 processor technical reference manual, available on the Arm website



1 STM32WBA6xxx MCUs

The STM32WBA6xxx devices are ultra-low-power and wireless MCUs with enhanced efficiency, performance, and memory size as follows:

 Up to 2 Mbytes of dual-bank flash memory with ECC accelerated by instruction/data caches and up to 512 Kbytes of embedded SRAM with optional parity.

These devices reuse the same embedded 32-bit Arm[®] Cortex[®]-M33 core as the STM32WBA5xxx devices. This core runs at 100 MHz for both devices. It provides improved security features due to the presence of the ultra-low-power Arm[®] TrustZone[®] for Armv8-M.

Note:

The Arm word and logo are trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved.

Arm and TrustZone are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



The STM32WBA6xxx devices includes a larger set of peripherals with more advanced features compared to the STM32WBA5xxx devices. These features include:

- Power consumption:
 - New low-power Stop 2 mode.
- Interfaces:
 - Voltage reference buffer for ADC: VREFBUF⁽¹⁾
 - Additional GPIOs and secondary V_{DDIO2} supply
 - Additional touch sense channels: TSC
 - Improved random number generator: RNG
 - Additional 32-bit general-purpose timer: TIM4
 - Two additional I²C interfaces: I2C2⁽²⁾ and I2C4⁽²⁾
 - One additional SPI: SPI2⁽²⁾
 - One additional USART: USART3⁽²⁾
 - Support for debug: ETM⁽¹⁾
 - USB on-the-go high-speed (OTG) peripheral with embedded PHY and OTG 2.0 full-speed controller
- 1. Feature only available on the STM32WBA62/65 devices.
- 2. Feature only available on the STM32WBA62/64/65 devices.

Both the STM32WBA5xxx and STM32WBA6xxx MCUs embed high-speed memories and an extensive range of enhanced I/Os.

Table 1. Overview of the STM32WBA5xxx and STM32WBA6xxx

Package	Memory size		Device		
rackaye	Flash memory	SRAM	STM32WBA5xxx	STM32WBA6xxx	
	1 Mbyte	120 Khyton	STM32WBA52KG		
LICOEDNISS	1 Mbyte	128 Kbytes	STM32WBA54KG	N/A	
UFQFPN32	512 Kbytes	06 Khytoo	STM32WBA52KE	N/A	
	512 Kbytes	96 Kbytes	STM32WBA54KE		
Thin WLCSP41 SMPS	1 Mbyte	128 Kbytes	STM32WBA55HG	N/A	
TIIII WLCSF41 SIVIFS	512 Kbytes	96 Kbytes	STM32WBA55HE	N/A	
	1 Mbyte	128 Kbytes	STM32WBA52CG		
UFQFPN48	1 Mbyte	120 Kbytes	STM32WBA54CG	N/A	
	512 Kbytes	96 Kbytes	STM32WBA52CE		

AN6159 - Rev 1 page 2/57



Dankana	Memory	size	Device		
Package	Flash memory	SRAM	STM32WBA5xxx	STM32WBA6xxx	
UFQFPN48	512 Kbytes	96 Kbytes	STM32WBA54CE	N/A	
	2 Mbytes	512 Kbytes	N/A	STM32WBA63CI	
LIEGERNAG GMDG	4.845.45	256 Kbytes	N/A	STM32WBA63CG	
UFQFPN48 SMPS	1 Mbyte	128 Kbytes	STM32WBA55CG	N/A	
	512 Kbytes	96 Kbytes	STM32WBA55CE	- N/A	
LIEOEDNAO LIOD	2 Mbytes	512 Kbytes	N/A	STM32WBA64CI, STM32WBA62CI	
UFQFPN48 USB	1 Mbyte	256 Kbytes	N/A	STM32WBA64CG, STM32WBA62CG	
LIFOEDNIAG OMDO LIOD	2 Mbytes	512 Kbytes	N/A	STM32WBA65CI	
UFQFPN48 SMPS USB	1 Mbyte	256 Kbytes	N/A	STM32WBA65CG	
LIEDOAEO OMBO	1 Mbyte	128 Kbytes	STM32WBA55UG	N/A	
UFBGA59 SMPS	512 Kbytes	96 Kbytes	STM32WBA55UE	- N/A	
VECEDNO CMDC HCD	2 Mbytes	512 Kbytes	N/A	STM32WBA65RI	
VFQFPN68 SMPS USB	1 Mbyte	256 Kbytes	N/A	STM32WBA65RG	
Thin WLCSP88	2 Mbytes	512 Kbytes	N/A	STM32WBA62MI	
Thin WLCSP88	1 Mbyte	256 Kbytes	N/A	STM32WBA62MG	
This IAN CODES CARDS	2 Mbytes	512 Kbytes	N/A	STM32WBA65MI	
Thin WLCSP88 SMPS	1 Mbyte	256 Kbytes	N/A	STM32WBA65MG	
LIEDCA404	2 Mbytes	512 Kbytes	N/A	STM32WBA62PI	
UFBGA121	1 Mbyte	256 Kbytes	N/A	STM32WBA62PG	
UFBGA121 SMPS	2 Mbytes	512 Kbytes	N/A	STM32WBA65PI	
UFBGATZT SIVIPS	1 Mbyte	256 Kbytes	N/A	STM32WBA65PG	

1.1 Memory availability

The STM32WBA6xxx MCUs embed more memory than the STM32WBA5xxx as shown in the table below.

Table 2. Memory size on the STM32WBA5xxx and STM32WBA6xxx

Product	Flash memory		SRAM1	SRAM2	
Floudet	Size	Bank	SKAWII	SKAWIZ	
STM32WBA6xxx	Up to 2 Mbytes	Dual	Up to 448 Kbytes	64 Khyton	
STM32WBA5xxx	Up to 1 Mbyte	Single	Up to 64 Kbytes	64 Kbytes	

1.2 System architecture differences between the STM32WBA5xxx and STM32WBA6xxx MCUs

Both the STM32WBA5xxx and STM32WBA6xxx MCUs embed:

- High-speed memories
- An extensive range of enhanced I/Os and peripherals connected to:
 - APB buses
 - AHB buses
 - A 32-bit multi-AHB bus matrix

The bus matrix provides access from a manager to a subordinate, enabling concurrent access and efficient operation when several high-speed peripherals work simultaneously.

AN6159 - Rev 1 page 3/57



In addition, the STM32WBA6xxx MCUs connect more managers to the bus matrix than the STM32WBA5xxx. The STM32WBA6xxx MCUs also embed more peripherals on internal buses.

The figures below detail the system architectures of the STM32WBA5xxx and STM32WBA6xxx MCUs.

CPU Legend GPDMA1 Arm® Cortex®-M33 bus multiplexer S-bus port 0 port 1 m manager interface s subordinate interface **ICACHE** S S CFI Flash arbiter memory MPCBB1 SRAM1 MPCBB2 SRAM2 AHB1 AHB2 AHB4 AHB5 Bus matrix

Figure 1. STM32WBA5xxx system architecture

F75742V1

page 4/57






Figure 2. STM32WBA6xxx system architecture

DT75743V1



2 Migrating the hardware

The STM32WBA6xxx MCUs offer:

- Several 48-pin packages with three versions of pinout:
 - Without an internal switched-mode power supply (SMPS) but with OTG: the 48-pin packages differ by nine pins. This difference is due to the presence of the internal OTG.
 - With an internal SMPS but without OTG: the package is then fully compatible with the 48-pin package of the STM32WBA5xxx MCUs.
 - With internal SMPS and with OTG: the 48-pin packages differ by nine pins. This difference is due to the presence of the internal OTG.
- 68-pin and 121-pin packages. Not available in the STM32WBA5xxx MCUs.

Note: OTG is available only on the STM32WBA62, STM32WBA64, and STM32WBA65 devices.

The SMPS is available only on the STM32WBA63 and STM32WBA65 devices.

The table below compares the packages with no SMPS available for the STM32WBA6xxx MCUs to those available for the STM32WBA5xxx MCUs. It lists the pinout compatibility and differences between these packages.

Table 3. Packages without SMPS on the S	STM32WBA5xxx and STM32WBA6xxx MCUs
---	------------------------------------

Package (size in	STM32WBA6xxx versus	Pinout differences (pin name)			
mm × mm)	STM32WBA5xxx	Pin number	STM32WBA5xxx	STM32WBA6xxx USB	
		13	PA0	VDDUSB	
		14	PB9	PD9	
	Compatible with nine differences	15	PB8	PD8	
	on pins 13 to 21 (the other pins	16	PC15	PD7	
UFQFPN48 (7 × 7)	are the same)No PA0, PB9, and PB[7:5].	17	PC14	PD6	
	PB8 and PC[15:13] have different	18	PC13	PB8	
	pin positions.	19	PB7	PC15	
		20	PB6	PC14	
		21	PB5	PC13	
UFBGA121 (6 × 6)	Package not available for the STM32WBA5xxx MCUs.	-	-	-	

^{1.} Available only for the STM32WBA62/64 devices.

AN6159 - Rev 1 page 6/57

^{2.} Available only for the STM32WBA62 devices.



The table below compares the packages with SMPS available for the STM32WBA6xxx MCUs to those available for the STM32WBA5xxx MCUs. It lists the pinout compatibility and differences between these packages.

Table 4. Packages with SMPS on the STM32WBA5xxx and STM32WBA6xxx MCUs

Dookage (size in	STM22MD A Sway your up	Pinout differences (pin name)			
Package (size in mm × mm)	STM32WBA6xxx versus STM32WBA5xxx	Pin number	STM32WBA5xxx SMPS	STM32WBA6xxx SMPS USB	
UFQFPN48 (7 × 7) (1) without OTG	Pin-to-pin compatible with the STM32WBA5xxx MCUs	-	-	-	
		13	PA0	VDDUSB	
		14	PB9	PD9	
	Compatible with nine differences on pins 13 to 21 (the other pins are the same): No PA0, PB9, and PB[7:5] PB8 and PC[15:13] have different pin positions	15	PB8	PD8	
		16	PC15	PD7	
UFQFPN48 (7 × 7) (2) with OTG		17	PC14	PD6	
		18	PC13	PB8	
		19	PB7	PC15	
		20	PB6	PC14	
		21	PB5	PC13	
VFQFPN68 (8 × 8)	Package not available for the STM32WBA5xxx MCUs.	-	-	-	
UFBGA121 (6 × 6)	Package not available for the STM32WBA5xxx MCUs.	-	-	-	

^{1.} Available only for the STM32WBA63 devices.

AN6159 - Rev 1 page 7/57

^{2.} Available only for the STM32WBA65 devices.



3 Boot mode compatibility

3.1 Boot mode selection

For the STM32WBA5xxx and STM32WBA6xxx MCUs, the BOOT0 input pin can come from the PH3-BOOT0 pin or from an option bit, depending on the value of a user option bit to free the GPIO pad if needed.

The bootloader is located in the system memory. It is used to reprogram the flash memory by using USART, I²C, SPI, or OTG in device mode through a DFU (device firmware upgrade).

Note: OTG is only available on the STM32WBA62/64/65 devices.

The STM32WBA5xxx and STM32WBA6xxx MCUs have compatible boot modes when TrustZone[®] is disabled or enabled (see the tables below). Refer to [1] for more details.

Table 5. Boot modes when TrustZone® is disabled (TZEN = 0) on the STM32WBA5xxx and STM32WBA6xxx MCUs

NBOOT0	воото	NSWBOOT0	Besterne	ST-p	programmed defaul	t value
FLASH_ OPTR[27]	pin PH3	FLASH_OPTR[26]	Boot area	Area	STM32WBA5xxx	STM32WBA6xxx
-	0	1	Boot address defined through the user option bytes NSBOOTADD0[24:0]	User flash memory:	0x0800 0000	
-	1	1	Boot address defined through the user option bytes NSBOOTADD1[24:0]	Bootloader:	0x0BF8 8000	0x0BF9 0000
1	-	0	Boot address defined through the user option bytes NSBOOTADD0[24:0]	User flash memory:	0x0800 0000	
0	-	0	Boot address defined through the user option bytes NSBOOTADD1[24:0]	Bootloader:	0x0BF8 8000	0x0BF9 0000

Table 6. Boot modes when TrustZone® is enabled (TZEN = 1)

BOOT_ LOCK	nBOOT0 FLASH_OPTR[27]	BOOT0 pin PH3	nSWBOOT0 FLASH_OPTR[26]	RSS command	Boot area	ST-programmed default value
	-	Secure boot address defined through the user option bytes SECBOOTADD0[24:0]		User flash memory: 0x0C000000		
	-	1	1	0	RSS:	0x0BF80000
0	1	-	0	0	Secure boot address defined through the user option bytes SECBOOTADD0[24:0]	User flash memory: 0x0C000000
	0	-	0	0	RSS:	0x0BF80000
	-	-	-	≠0	N33.	0X0BI 80000
1	-	-	-	-	Secure boot address defined through the user option bytes SECBOOTADD0[24:0]	User flash memory: 0x0C000000

AN6159 - Rev 1 page 8/57



3.2 Embedded bootloader

ST programs the embedded bootloader located in the system memory during production. This bootloader allows the user to program the flash memory, using one of the serial interfaces listed in the table below.

Table 7. Bootloader interface on the STM32WBA5xxx and STM32WBA6xxx MCUs

Peripheral	Pin name (number)	STM32WBA5xxx	STM32WBA6xxx		
Peripheral	Pin name (number)	STW32VVDA3XXX	STM32WBA63	STM32WBA62/64/65	
OTG	USB_DM (PD7)	N/A	N/A	X	
OIG	USB_DP (PD6)	IN/A	IN/A	X	
USART1	USART1_TX(PB12)	X		X	
USARTI	USART1_RX(PA8)	X		X	
USART2	USART2_TX(PA12)	X		X	
USARTZ	USART2_RX(PA11)	X		X	
I2C1	I2C1_SCL(PB2)	X	X		
1201	I2C1_SDA (PB1)	X	X		
I2C3	I2C3_SCL(PA6)	X	X		
1203	I2C3_SDA (PA7)	X		X	
	SPI2_NSS (PA10)			X	
SPI2	SPI2_SCK (PA9)	N/A	N/A	X	
SP12	SPI2_MISO (PB0)	IN/A	N/A	X	
	SPI2_MOSI (PB14)			X	
	SPI3_NSS (PA5)	X		X	
SPI3	SPI3_SCK (PA0)	X	X		
SFIS	SPI3_MISO (PB9)	X	Х		
	SPI3_MOSI (PB8)	X		X	

For more details on the bootloader, refer to [4].

AN6159 - Rev 1 page 9/57



4 Migrating the peripherals

4.1 STM32 product cross-compatibility

The STM32 microcontrollers embed a set of peripherals that can be classified into the following groups:

- Group 1: peripherals. By definition, common to all products.
 Those peripherals are identical, so they have the same structure, registers, and control bits. There is no need to perform any firmware change to keep the same functionality at application level after migration. All the features and the behavior remain the same.
- Group 2: peripherals shared by all products but with only minor differences (in general to support new features).
 - The migration from one product to another is very easy and does not need any significant new development effort.
- Group 3: peripherals that have considerable changes from one product to another (new architecture or new features for example).
 - For this group of peripherals, the migration requires a new development at the application level.

The security architecture of the STM32WBA6xxx and STM32WBA5xxx MCUs is based on the Arm[®] TrustZone[®] technology with the Armv8-M mainline extension. Each GPIO or peripheral, DMA channel, clock configuration register, ICACHE, or small part of flash memory or SRAM can be configured as trusted or untrusted.

The innovative features of the STM32WBA6xxx MCUs include a new Stop 2 mode architecture, allowing wake-up for a reduced set of peripherals down to Stop 2 mode.

The table below summarizes the available peripherals or features in the STM32WBA5xxx and STM32WBA6xxx MCUs as well as their compatibility.

Table 8. STM32 peripheral/feature compatibility between STM32WBA5xxx and STM32WBA6xxx MCUs

Peripheral o	r feature	STM32WBA5xxx	STM32WBA63	STM32WBA65	STM32WBA62	STM32WBA64	
Core Cortex®-M33 TZ, MPU, DFU, DSP							
Maximum CPU	aximum CPU frequency 100 MHz						
Caches	ICACHE			1× ICACHE			
	Power supply			1.71 V to 3.6 V			
	LDO			Available			
PWR/regulators	SMPS	SMPS	S/LDO on-the-fly selec	tion	N/A	N/A	
	VOS range			Range 1			
	vos range	Range 2					
		Stop 0					
Low-power	modes	Stop 1					
		N/A	N/A Stop 2				
	Size	Up to 1 Mbyte		Up to 2	Mbytes		
Flash memory	Bank	Single-bank with TrustZone [®]	Dual-bank with TrustZone®				
SRAMs	SRAM1	Up to 64 Kbytes		Up to 44	8 Kbytes		
SKAIVIS	SRAM2	M2 64 Kbytes with parity					
DMA	4	GPDMA (8 channels each)					
PLL		PLL (main)					
PLL		N/A					

AN6159 - Rev 1 page 10/57



### Canal Trust Stane	Peripheral o	r feature	STM32WBA5xxx	STM32WBA63	STM32WBA65	STM32WBA62	STM32WBA64		
Secure and nonsecure access supported for the privileged and unprivileged parts of the TZSC. Set of registers to define product security settings.									
Secure and nonsecure access supported for the privileged and unprivileged parts of the TZSC. Set of registers to define product security settings.									
Antitamper detection Six tamper input bruty tips. 128-byte backup registers.	control	ler)	Secure and none	secure access suppor	ted for the privileged	and unprivileged parts	s of the TZSC.		
CRC				Set of registers	to define product sec	urity settings.			
High-speed low-voltage (HSLV) mode	Antitamper of	letection		Six tamper input/o	utput pins, 128-byte b	ackup registers.			
No.	CRC	;			1× CRC				
Port A			N/A	N/A	HSLV r	mode ⁽¹⁾	N/A		
Port A	VDDIC	D2	N/A	N/A	PG[15:2]	N/A		
Port A				'	PA[15:5, 2:1]				
PA[3] N/A PA[4] PA[Dowt A	PA[4]	N/A	PA	[4]	N/A		
Port B		ΡοπΑ	PA[3]	N/A		PA[3]			
Port B				PA[()]		N/A		
PB[9, 7:5] N/A N/A PC[12:0] N/A N/A PC[12:0] N/A N/A PC[12:0] N/A N/A PD[15:10, 4:0] N				F	PB[15:14, 12, 8, 4:0]				
Port C		Port B	PB[13, 11:10]	N/A		PB[13]			
Port C				PB[9,	7:5]		N/A		
N/A N/A PC[12:0] N/A PC[12:0] N/A PD[15:10, 4:0] N/A	GPIO	5			PC[15:13]				
Port D		Port C	N/A	N/A	PC[²	12:0]	N/A		
Port E		Port D		N/A N/A	PD[15:	10, 4:0]	N/A		
Port G			N/A			PD[9:5]			
Port H		Port E	N/A	N/A	PE[6:0]	N/A		
Advanced control TIM1 (16-bit)		Port G	N/A	N/A	PG[²	15:2]	N/A		
Control General-purpose TIM2 (32-bit) + TIM3 (16-bit) TIM2/4 (32-bit) + TIM3 (16-bit		Port H	PH[3]						
Timers				TIM1 (16-bit)					
Low-power LPTIM1/2 (16-bit) autonomous mode			TIM2 (32-bit) + TIM3 (16-bit) TIM2/4 (32-bit) + TIM3 (16-bit						
Low-power LPTIM1/2 (16-bit) autonomous mode	Timers	Basic	TIM16/17 (16-bit)						
RTC	Timero	Low-power		LPTIM1/2	2 (16-bit) autonomous	mode			
SysTick 2 SPI1 + autonomous mode SPI3 + autonomous mode SPI3 + autonomous mode SPI3 + autonomous mode SPI3 + autonomous mode SPI3 + autonomous mode SPI3 + autonomous mode I2C1 + autonomous mode I2C2 + autonomous mode I2C3 + autonomous mode I2C3 + autonomous mode I2C3 + autonomous mode I2C3 + autonomous mode I2C4 + autonomous mode I2C4 + autonomous mode I2C4 + autonomous mode I2C4 + autonomous mode I2C5 + autonomous mode I2C6 + autonomous mode I2C6 + autonomous mode I2C6 + autonomous mode I2C6 + autonomous mode I2C7 + autonomous mode I		Watchdogs		1× WWDG and 1× IWDG					
SPI		RTC	1× RTC + binary mode selection						
SPI		SysTick		2					
SPI3 + autonomous mode, and Stop 2 mode Communication interfaces I^2C				SPI	1 + autonomous mod	е			
SPI3 + autonomous mode, and Stop 2 mode Communication interfaces I ² C		SPI	N/A	N/A	SF	PI2 + autonomous mo	de		
Communication interfaces I ² C				S	SPI3 + autonomous m	ode, and Stop 2 mod	e		
interfaces I2C				I2C	1 + autonomous mod	е			
I2C3 + autonomous mode, and Stop 2 mode N/A N/A N/A I2C4 + autonomous mode USART1/2 + autonomous mode			N/A	N/A	120	C2 + autonomous mo	de		
USART1/2 + autonomous mode		I ² C		l.	2C3 + autonomous m	ode, and Stop 2 mode	e		
USART			N/A	N/A	120	C4 + autonomous mo	de		
		HEADT		USAR	Γ1/2 + autonomous m	node			
		USAKI	N/A	N/A	USA	RT3 + autonomous n	node		

AN6159 - Rev 1 page 11/57



Peripheral or feature STM32WBA5xxx STM32WBA63 STM32WBA65 STM32WBA62 STM		STM32WBA64					
	LPUART	LPUART1 + autonomous mode	LPUART1+ autonomous mode, and Stop 2 mode			ode	
Communication interfaces	SAI (audio interface)	SAI1					
	OTG	N/A	N/A	OTG hiç	gh-speed with embedo	ded PHY	
	ADC		1 × 12-bit ADC	4 (2.5 Msps) + auton	omous mode		
	OOMB			COMP1			
Analog peripherals	COMP		COM	P2		N/A	
periprierais	Voltage reference buffer	N/A	N/A	VREFBUF		N/A	
		AES					
				AES			
Cryptographic	peripherals			PKA			
				HASH			
		RNG 6 sources		RNG 3	sources		
Signal- processing coprocessor accelerators	TSC (touch sensing control)	Up to 12 c	2 channels Up to 24 channels Up to 10 cha		Up to 10 channels		
Dobu	~	JTAG, SWD					
Debu	9	N/A	N/A	E	ГМ	N/A	

^{1.} Somel/Os can increase their speed at a low voltage when configured in HSLV mode.

4.2 Secure and nonsecure boundaries of peripheral memory mapping

The peripheral address mapping is the same in the STM32WBA6xxx MCUs compared to the STM32WBA5xxx MCUs.

The new peripherals of the STM32WBA6xxx MCUs have been added to the memory map. For more details on the memory mapping, refer to [1].

AN6159 - Rev 1 page 12/57



5 Migrating the security peripherals

5.1 **TAMP**

The antitamper detection circuit (TAMP) of the STM32WBA6xxx MCUs is used to protect sensitive data from external attacks. Thirty-two 32-bit backup registers are retained in all low-power modes. There is no difference between the STM32WBA5xxx and STM32WBA6xxx MCUs.

5.1.1 Tamper pins and internal events

The tamper pins and internal events are the same between the STM32WBA5xxx and STM32WBA6xxx MCUs.

5.1.2 Boot hardware key

The first eight backup registers can be used to store a boot master key, programmed during boot for the SAES (secure AES). Once locked, the software cannot access the eight backup registers anymore: they are read as 0 and write operations to these registers are ignored.

The software cannot clear the BHKLOCK locking bit. The hardware clears it following a tamper event. Disabling the readout protection (RDP) also clears this bit. In both cases, the backup registers are also erased. Refer to [1], section "Boot hardware key" for more details.

5.2 HASH (hash processor)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same HASH hardware accelerator with the same features.

5.3 RNG (true random number generator)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed an RNG hardware accelerator with the same features. The RNG embedded in the STM32WBA6xxx MCUs is however an improved version with additional health test configuration registers and fewer noise sources.

Features	STM32WBA5xxx	STM32WBA6xxx
Noise source	6	3
	HTCR	HTCR0
Licelth test configuration	N/A	HTCR1
Health test configuration	N/A	HTCR2
	N/A	HTCR3

Table 9. RNG features in the STM32WBA5xxx and STM32WBA6xxx MCUs

5.4 PKA (public key accelerator)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same PKA hardware accelerator with the same features.

5.5 AES and SAES hardware accelerators

The STM32WBA5xxx and STM32WBA6xxx MCUs embed two AES accelerators, both with the same features:

- A secure AES (SAES)
- A faster AES

5.6 GTZC (global TrustZone® controller)

The security architecture of the STM32WBA5xxx and STM32WBA6xxx MCUs is based on the Arm[®] TrustZone[®] technology with the Armv8-M mainline extension. Each GPIO or peripheral, DMA channel, clock configuration register, ICACHE, or a small part of flash memory or SRAM can be configured as trusted or untrusted.

AN6159 - Rev 1 page 13/57



The GTZC embedded in the STM32WBA5xxx and STM32WBA6xxx MCUs is used to configure secure-TrustZone[®] and privileged attributes within the full system. It contains the following subblocks:

- TZSC: the TrustZone[®] security controller
 This subblock defines the secure/privileged state of subordinate peripherals. The TZSC informs some peripherals (such as the RCC or GPIOs) about the secure status of each securable peripheral by sharing with the RCC and I/O logic.
- MPCBB: the block-based memory protection controller
 This subblock configures the internal RAM in a TrustZone[®]-system product that features a segmented SRAM (pages of 512 bytes) with programmable-security and privileged attributes.
- TZIC: the TrustZone[®] illegal access controller
 This subblock gathers all illegal access events in the system and generates a secure interrupt towards the NVIC.

The GTZC registers of the STM32WBA5xxx and STM32WBA6xxx MCUs for the same peripheral are the same. The new peripherals of the STM32WBA6xxx secure MCUs were added to the register map.

5.6.1 GTZC implementation and resource assignments

The STM32WBA5xxx and STM32WBA6xxx MCUs implement the same GTZC peripherals, except for MPCBB1 (see the table below).

MPC	Resource	Block size (bytes)	Memory size (Kbytes)	STM32WBA5xxx	STM32WBA6xxx
			Memory size (Kbytes)	Up to 64	Up to 448
MPCBB1	SRAM1		Number of blocks	Up to 128	Up to 896
			Number of super-blocks	Up to 4	Up to 28
MPCBB2 SRAM2		Memory size (Kbytes)	6	4	
	512	Number of blocks	1:	28	
			Number of super-blocks		1
			Memory size (Kbytes)	1	6
MPCBB5 RXTXSRAM	KSRAM	Number of blocks	3	2	
			Number of super-blocks		1

Table 10. MPCBB resources in the STM32WBA5xxx and STM32WBA6xxx MCUs

5.6.2 TrustZone® security architecture

When TrustZone[®] security is enabled, the Armv8-M attributes define the access permissions based on the secure or nonsecure state:

- SAU (security attribution unit): up to eight SAU-configurable regions are available for security attribution.
- IDAU (implementation-defined attribution unit): it provides a first memory partition as nonsecure or nonsecure callable attributes. This partition is then combined with the results from the SAU security attribution, and the higher-security state is selected.

Based on IDAU security attribution, the flash memory, system SRAMs, and peripheral memory space are aliased twice for the secure and nonsecure states. However, the external memory space is not aliased.

The datasheets ([2] and [3]) of the STM32WBA5xxx and STM32WBA6xxx MCUs give the same example of memory map security attribution versus SAU configuration regions.

5.6.3 TrustZone® peripheral classification

When TrustZone[®] security is active, a peripheral can be either securable or TrustZone[®]-aware as follows:

- Securable: a peripheral protected by an AHB/APB firewall gate that is controlled from the TZSC to define security properties.
- TrustZone[®]-aware: a peripheral connected directly to the AHB or APB bus and implementing a specific TrustZone[®] behavior such as a subset of secure registers.

The default system security state is the same for the STM32WBA5xxx and STM32WBA6xxx MCUs.

AN6159 - Rev 1 page 14/57



6 Migrating the 2.4 GHz RADIO

This section analyzes the differences and similarities between the 2.4 GHz RADIO implemented in the STM32WBA5xxx and STM32WBA6xxx MCUs.

6.1 2.4 GHz RADIO

The table below shows the differences between the 2.4 GHz RADIO in the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 11. 2.4 GHz RADIO features in the STM32WBA5xxx and STM32WBA6xxx MCUs

Features		STM32WBA5xxx	STM32WBA63/64/65	STM32WBA62
	2 Mbit/s		X	
	1 Mbit/s	X		
	500 kbit/s coded	X		
	125 kbit/s coded	X		
Bluetooth® Low Energy	Audio		Х	
	Angle of arrival (AoA)/ angle of departure (AoD)		x	N/A
	Thread	X X Int X Donal X	N/A	
	Beacon management		X	N/A
Zigbee [®]	Nonbeaconed personal area network (PAN)	X		N/A
Thread [®]		X		N/A
Matter		With an external host		N/A
IEEE 802.15.4	Proprietary	X N/A		N/A
	Bluetooth® – Thread®	X		N/A
	Bluetooth® – Zigbee®		X	N/A
Concurrent modes	Zigbee® – Thread®		X	N/A
	Bluetooth® – Thread® – Zigbee®	x		N/A
Packet traffic arbitration (PTA)		X		
Output power		+ 10 dBm		
External power amplifier (PA)			X	N/A

AN6159 - Rev 1 page 15/57



7 Migrating the system peripherals

This section analyzes the differences and similarities between the system peripherals implemented in the STM32WBA5xxx and STM32WBA6xxx MCUs.

7.1 SYSCFG (system configuration controller)

The table below shows the differences between the SYSCFG in the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 12. SYSCFG features in the STM32WBA5xxx and STM32WBA6xxx MCUs

Features	STM32WBA5xxx	STM32WBA6xxx	
	Managing the robustness feature		
Common features	Configuring TrustZone® security register access		
Common leatures	Configuring F	PU interrupts	
	Driving capability on some I/Os and vo	oltage booster for I/O analog switches	
Managing I/O compensation cells	Compensation cells on VDD: process/voltage/ temperature (PVT) conditions to control the current slew-rate and output impedance in the I/O buffer	Compensation cells on VDD/VDDIO2 ⁽¹⁾ : PVT conditions to control the current slew-rate and output impedance in the I/O buffer.	
I ² C Fast-mode Plus	The I ² C I/O Fast-mode Plus drive is controlled from the I ² C peripheral. This mode can still be enabled/disabled in SYSCFG for four I/Os when not used by the I ² C peripheral.		
OTG_HS PHY ⁽²⁾	N/A Configuring the OTG_HS PHY		

^{1.} Only available on the STM32WBA62/65.

7.2 Flash memory

Compared to the STM32WBA5xxx, the flash memory of the STM32WBA6xxx MCUs includes bigger memory space and advanced features (see the table below).

Table 13. Flash memory features in STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	STM32WBA5xxx	STM32WBA6xxx	
	Up to 1-Mbyte single bank (128 × 8-Kbyte pages)	Up to 2-Mbyte dual bank (128 × 8 Kbyte pages per bank)	
Size	OTP area: 512 bytes, base address 0x0BF9 0000	OTP area: 512 bytes, base address 0x0BFA 0000	
	RSS + RSS lib, base	address 0x0BF8 0000	
	Bootloader, base address 0x0BF8 8000	Bootloader, base address 0x0BF9 0000	
Access modes	Read (R) and write (W)	Read (R), write (W) and read-while-write (RWW)	
Access modes	Single bank, 128-bit read/write access	Dual bank, 128-bit read/write access	
ECC	9 bits per 128-bit quad word. The ECC mechanism supports: One-bit error detection and correction Two-bit error detection		
	Up to 3 wait states (WS) depending of	on the supply voltage and the frequency	
Read-access latency	The flash memory supports a low-power read mode (LPM). The number of WSs depends on the supply voltage and the frequency.		
	Instruction prefetch through ICACHE can be enabled by setting the PRFTEN bit to increase the code execution speed.		

AN6159 - Rev 1 page 16/57

^{2.} Only available on the STM32WBA62/64/65.



Feature	STM32WBA5xxx	STM32WBA6xxx		
Power-down mode per bank	After reset, the bank is in normal mode. The bank can be put in power-down mode.	After reset, both banks are in normal mode. Each bank can be independently put in power-down mode.		
Endurance	10 kilo cycles (written and erased) on the entire flash memory	10 kilo cycles (written and erased) on the entire flash memory		
capability	100 kilo cycles (written and erased) on 256 Kbytes (32 pages)	100 kilo cycles (written and erased) on 512 Kbytes (256 Kbytes, 32 pages per bank)		
Flash memory	Page/mass erase	Page/bank/mass erase (both banks)		
program and erase operations	128-bit (quad w	ord) programming		
	Write protection (WRP)			
	Readout protection (RPD)			
Flash memory	One secure watermark-based area	Two secure watermark-based areas (one per bank)		
protection	One secure watermark-based hide protection area	Two secure watermark-based hide protection areas (one per bank)		
	On-the-fly programmable secure block-based areas with page granularity			
	On-the-fly programmable privileged by	plock-based areas with page granularity		
Privileged register protection	For secure (SPRIV) and nonsecure (NSPRIV) accesses			
	OEM key protection for RDP regression between levels:			
Locking keys for RDP	Possible RDP regression from L1 to L0 with the OEM1 key			
INDI	 Possible RDP regression from L1 to L0.5 with the OEM2 key Possible RDP regression from L2 to L1 with the OEM2 key 			

The end user configures the option bytes depending on the application requirements. The address mapping of the option bytes register is the same in the STM32WBA6xxx MCUs compared to the STM32WBA5xxx MCUs. The new option bytes of the STM32WBA6xxx were added to the register map. (See the table below and refer to [1], section "Flash memory option bytes" for more details).

Table 14. Main option bytes in the STM32WBA5xxx and STM32WBA6xxx MCUs

Option bit/byte	STM32WBA5xxx	STM32WBA6xxx		
Global TrustZone® activation	TZEN: global	ΓrustZone [®] security enable		
Readout protection	RDP levels: level	0, level 0.5, level 1, and level 2		
	BOR_LE\	[2:0]: BOR reset level.		
	NRST_STOP: re	eset generation in Stop mode		
Reset	NRST_STDBY: res	set generation in Standby mode		
	SRAM_RST: SRAM1 erased when a system reset occurs			
	SRAM2_RST: SRAM2	erased when a system reset occurs		
	WWDG_SW: window watchdog selection			
Watchdog	IWDG_SW: hardware or software independent watchdog selection			
vvalchdog	IWDG_STOP: independent watchdog counter freeze in Stop mode			
	IWDG_STDBY: independent	watchdog counter freeze in Standby mode		
	NSWBOOT0: software BOOT0			
Secure and nonsecure	NBOOT0 option bit			
boot	NSBOOTADD0[24:0]: nonsecure boot base-address 0			
	NSBOOTADD1[24:0]: nonsecure boot base-address 1			

AN6159 - Rev 1 page 17/57



Option bit/byte	STM32WBA5xxx	STM32WBA6xxx
Secure and nonsecure	SECBOOTADD0[24	4:0]: secure boot base-address 0
boot	BOOT	Γ_LOCK: boot lock
	SECWM_PSTRT[6:0]: first page of the secure area	SECWM1_PSTRT[6:0]: first page of the secure area in bank 1
	SECWM_PEND[6:0]: last page of the secure area	SECWM1_PEND[6:0]: last page of the secure area in bank 1
	N/A	SECWM2_PSTRT[6:0]: first page of the secure area in bank 2
Flash memory secure watermark	N/A	SECWM2_PEND[6:0]: last page of the secure area in bank 2
watermark	HDP_PEND[6:0]: last page of the HDP area	HDP1_PEND[6:0]: last page of the HDP area in bank 1
	HDPEN: hide protection area bank 1 enable	HDP1EN: hide protection area enable bank 1
	N/A	HDP2_PEND[6:0]: last page of the HDP area in bank 2
	N/A	HDP2EN: hide protection area enable bank 2
	WRPA_PSTRT[6:0]: first page of the WPR area A	WRP1A_PSTRT[6:0]: first page of the WPR area A in bank 1
	WRPA_PEND[6:0]: last page of the WPR area A	WRP1A_PEND[6:0]: last page of the WPR area A in bank 1
	UNLOCK WRP area A	UNLOCK WRP area A in bank 1
	WRPB_PSTRT[6:0]: first page of the WPR area B	WRP1B_PSTRT[6:0]: first page of the WPR area B in bank 1
	WRPB_PEND[6:0]: last page of the WPR area B	WRP1B_PEND[6:0]: last page of the WPR area B in bank 1
Flash memory write	UNLOCK WRP area B	UNLOCK WRP area B in bank 1
protection (WRP) areas	N/A	WRP2A_PSTRT[6:0]: first page of the WPR area A in bank 1
	N/A	WRP2A_PEND[6:0]: last page of the WPR area A in bank 2
	N/A	UNLOCK WRP area A in bank 2
	N/A	WRP2B_PSTRT[6:0]: first page of the WPR area B in bank 2
	N/A	WRP2B_PEND[6:0]: last page of the WPR area B in bank 2
	N/A	UNLOCK WRP area B in bank 2
Flash memory locking keys	OEM1K	EY[63:0]: OEM1 key
for RDP level regression	OEM2K	EY[63:0]: OEM2 key
RAM parity	SRAM2_PE: SRAM	//2 parity check enable option bit
Flack management 1	NIA	SWAP_BANK: used to swap banks
Flash memory banking	N/A	DUALBANK: dual-bank configuration
		IO_VDD_HSLV: high-speed I/O configuration bit at a low VDD voltage
I/O speed selection ⁽¹⁾	N/A	IO_VDDIO2_HSLV: high-speed I/O configuration bit at a low VDDIO2 voltage

1. Only available on the STM32WBA62/65.

AN6159 - Rev 1 page 18/57



7.3 SRAMs

In the STM32WBA5xxx and STM32WBA6xxx MCUs, SRAM control is implemented in the RAMCFG controller (refer to [1], section "RAM configuration controller" for more details).

The table below compares the embedded SRAM features in the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 15. SRAMs in the STM32WBA5xxx and STM32WBA6xxx MCUs

Fe	eature	STM32WBA5xxx	STM32WBA6xxx	
Size (Kbytes)		SRAM1: up to 64 Kbytes	SRAM1: up to 448 Kbytes	
		SRAM2: 64 Kbytes SRAM2: 64 Kbytes		
Access by DM	A and CPU	SRAM1, SRAM2: byte, half-word (16-b	oit), or full word (32-bit) possible access	
CPU access	System bus	SRAM1	, SRAM2	
bus	C-bus access	SRAM1	, SRAM2	
		SRAM1 up to 64 Kbytes	SRAM1 page 1: 64 Kbytes	
		N/A	SRAM1 page 2: 64 Kbytes	
Retention in St	top and Standby	N/A	SRAM1 page 3: 64 Kbytes	
modes	,	N/A	SRAM1 page 4: 64 Kbytes (1)	
		N/A	SRAM1 page 5: 192 Kbytes (1)	
		SRAM2: 64 Kbytes	SRAM2: 64 Kbytes	
Security		When the TrustZone® security is enabled, all SRAMs are secure after reset.		
Security		The SRAMs can be programmed as nonsecure using the MPCBB with a block granularity of 512 bytes.		
		The hardware erases all SRAMs in the case of RDP level regression to Level 0.5 or 0.		
Hardware eras	e conditions	The tamper detection circuit protects SRAM2. The hardware erases SRAM2 in the case of a tamper detection.		
Software erase	e conditions	A request to erase each SRAM can be made by executing a specific software sequence, detailed in the product reference manuals, in the "RAMCFG" section.		
Custama masat s		SRAM2 is erased when a system reset occurs if the SRAM2_RST option is selected.		
System reset e	erase	SRAM1 is erased when a system reset occurs if the SRAM1_RST option is selected.		
WRP		SRAM2 can be write-protected with a page granularity of 1 Kbyte.		
		AN SRAM2 parity error can be detected if the SRAM2_PE option is selected.		
Faran data di a		Interrupts are generated when an SRAM2 parity error is detected: NVIC parity interrupt or NMI parity interrupt.		
Error detection	l	Interrupts allow the device to exit Sleep, Stop 0, or Stop 1 mode.		
		AN SRAM2 parity error event can be linked to the BRK_IN break input of TIM1, TIM16, or TIM17.		
Rean access latency		oltage range 2 and the AHB clock frequency		

^{1.} Only available on devices with 2-Mbyte flash memory.

7.4 Caches

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same ICACHE, which allows for a more efficient use of the internal flash memory.

AN6159 - Rev 1 page 19/57



7.5 DMA

The STM32WBA5xxx and STM32WBA6xxx MCUs have the same DMA architectures and features.

The DMA module of the STM32WBA MCUs is named GPDMA (general-purpose DMA). The DMA request and trigger mapping is the same in the STM32WBA6xxx MCUs compared to the STM32WBA5xxx. The new peripherals of the STM32WBA6xxx MCUs were added to the DMA request and trigger map. (See the table below and refer to [1], section "GPDMA" for more details.)

Table 16. DMA features in the STM32WBA5xxx and STM32WBA6xxx MCUs

Features	STM32WBA5	xxx	STM32WBA6xxx	
Number of managers	Dual bidirectional AHB manager			
	Separately programmed source and destination transfers			
	Programmable data handling between source and destination			
Linked list	Block-level (programmable numbe	r of data bytes)		
	Linear source and destination addressing: programmable signed address offsets between successive burst transfers			
Linked-list 2D	2D source and destination address	sing		
addressing	Scatter-gather (multibuffer transfer	s), data interleaving, and	deinterleaving via 2D addressing	
Data transfers from source to destination	Peripheral-to-memory, memory-to-peripheral, memory-to-peripheral, and peripheral-to-peripheral			
Number of channels	8	8		
Number of requests/	52 DMA requests		67 DMA requests	
triggers	30 triggers		32 triggers	
Autonomous data transfer in Sleep and Stop modes	Autonomous data transfers and wake-up during Stop 0 and Stop 1 low-power modes			
TrustZone® privileged/ unprivileged	Same features			
Retention	Down to Stop 1 mode	Do	own to Stop 1 mode	

7.6 NVIC

The STM32WBA5xxx and STM32WBA6xxx MCUs have the same NVIC mapping. The new peripherals of the STM32WBA6xxx were added to the NVIC map.

Table 17. NVIC mapping in the STM32WBA5xxx and STM32WBA6xxx MCUs

IDO	Position		
IRQ	STM32WBA5xxx	STM32WBA6xxx	
WWDG	()	
PVD		1	
RTC	2 t	o 3	
TAMP	4		
RAMCFG	5		
FLASH	6 to 7		
GTZC_TZIC	8		
RCC 9 to 10		10	
EXTI0 to EXTI15	11 to 26		
IWDG	2	7	

AN6159 - Rev 1 page 20/57



IRQ STM32WBA5xXX STM32WBA6xXX SEAS 28 GPDMA1_CH0 to GPDMA1_CH7 29 to 36 TIM1 37 to 40 TIM2 41 TIM3 42 11M3 42 12C1 43 to 44 SPI1 45 USART1 46 USART2 47 LPUART1 49 LPTIM1 49 LPTIM2 50 TIM16 51 TIM17 52 COMP 53 IZC3 54 to 55 SAI 56 SSI 55 AES 57 AES 56 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 65 RADIO 70 WKUP 75 REM 72	100	Position STM32WBA5xxx STM32WBA6xxx		
GPDMA1_CH0 to GPDMA1_CH7 29 □ 3 □ 1 □ 1 □ 1 □ 1 □ 1 □ 1 □ 1 □ 1 □ 1	IRQ			
TIM1 37 3 3 4 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	SEAS	28		
TIM2 41 TIM3 42 12 12 12 12 12 13 14 13 14 <t< td=""><td>GPDMA1_CH0 to GPDMA1_CH7</td><td>29 t</td><td>o 36</td></t<>	GPDMA1_CH0 to GPDMA1_CH7	29 t	o 36	
TIM3 42 12C1 43 to 44 SPI1 45 USART1 46 USART2 47 LPUART1 48 LPTIM1 49 LPTIM2 50 TIM16 51 TIM17 62 COMP 53 12C3 54 to 55 SAI 56 TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 65 RADIO 65 NIA 80 to 81 WKUP 70 HSEM 60 to 80 RCC_AUDIO 77 TIM4*** 75 \$PI2**** 73 to 74 \$PI2**** 75 \$PI2***** 75 \$PI2***** 75 \$PI2*	TIM1	37 t	o 40	
12C1 43 to 44 SPI1 45 USART1 46 USART2 47 LPUART1 48 LPTIM1 49 LPTIM2 50 TIM16 51 TIM17 52 COMP 53 12C3 54 to 55 SAI 56 TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 65 RADIO 67 and 70 HSEM 80 to 81 WKUP 68 to 9 RCC_AUDIO 77 to 770 TIM4*** 75 SPI2**** 73 to 74 SPI2***** 73 to 74 SPI2***** 75 GC_AUDIO 75 TIM4***** 75 TIM4***** 75 TIM4********** 75 TIM4************************	TIM2	4	1	
SPI1 45 USART1 46 USART2 47 LPUART1 48 LPTIM1 49 LPTIM2 50 TIM16 51 TIM17 52 COMP 53 I2C3 54 55 SAI 55 SAI 57 AES 57 ARS 59 RNG 59 FPU 60 HASH 61 PKA 61 SPI3 63 ICACHE 64 ADC4 65 ADC4 65 ADC4 65 ADC4 65 RCD NIA 80 to 81 WKUP 75 RCC_AUDIO 77 TIM4 ^{III} 75 12C2 ^{III} 73 to 74 5PI2 ^{III} 75 1CC4 ^{III} 76 1CC4 ^{III} 76 1CC4 ^{III} 710 78	TIM3	4	-2	
USART1 46 USART2 47 LPUART1 48 LPTIM1 49 LPTIM2 50 TIM16 51 TIM17 52 COMP 53 I2C3 54 to 55 SAI 55 SSI 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 40 ADC4 55 RADIO 80 to 81 WKUP 80 to 81 HSEM 68 to 80 RCC_AUDIO 70 TIM4*** 72 12C2**** 73 to 74 SPI2**** 75 GCG***** 76 12C4**** 76 12C4**** 77 to 78	I2C1	43 t	o 44	
USART2 4 LPUART1 4 LPTIM1 4 LPTIM2 5 TIM16 51 TIM17 52 COMP 53 12C3 54 55 SAI 5 TSC 7 AES 8 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 4 ADC4 5 RADIO 80 to 81 WKUP N/A 80 to 81 HSEM 68 to 8 RCC_AUDIO 70 to 74 SPI2***** 73 to 74 SPI2******* 73 to 74 SPI2******* 75 to 74 SPI2***** 76 to 75 1264***** 77 to 78	SPI1	4	5	
LPUART1 4 LPTIM1 4 LPTIM2 5 TIM16 51 TIM17 5 COMP 53 I2C3 54 to 5 SAI 56 TSC 7 AES 8 RNG 9 FPU 6 HASH 61 PKA 62 SPI3 63 ICACHE 4 ADC4 6 ADC4 6 ADC4 6 ADC4 5 RADIO 80 to 81 WKUP 70 HSEM 80 to 81 WKUP 70 HSEM 80 to 81 RCC_AUDIO 70 TIM4** 72 12C2** 73 to 74 SPI2** 75 0TG** 75 170 76 12C4** 77 to 78	USART1	4	6	
LPTIM1 49 LPTIM2 50 TIM16 51 TIM17 52 COMP 53 12C3 54 55 SAI 56 TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 64 ADC4 65 RADIO 80 to 81 WKUP 70 HSEM 80 to 81 WKUP 70 HSEM 80 to 81 WKUP 70 HSEM 70 RCC_AUDIO 70 TIM4** 70 \$PI2** 73 to 74 \$PI2** 75 \$PI2** 75 \$PI2** 75 \$PI2** 75 \$PI2** 75 \$PI2** <	USART2	4	7	
LPTIM2 50 TIM16 51 TIM17 52 COMP 53 I2C3 54 55 SAI 66 TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 40 ADC4 65 ADC4 65 ADC4 65 ADC4 65 RADIO 70 WKUP 68 + 9 RCC_AUDIO 72 IM4" 75 IZC2" 73 to 74 SP12" 75 OTG" 76 IZC4" 77 to 78	LPUART1	4	8	
TIM16 51 TIM17 52 COMP 53 I2C3 54 55 SAI 56 TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 4 ADC4 65 RADIO 70 WKUP 68 N/A 80 to 81 WKUP 68 co 9 RCC_AUDIO 70 TIM4*** 72 I2C2*** 73 to 74 SPI2*** 75 OTG*** 76 I2C4*** 77 to 78	LPTIM1	4	9	
TIMI17 52 COMP 53 12C3 54 to 55 SAI 56 TSC 57 AES 58 RNG 59 FPU 60 HASH 11 PKA 52 SPI3 3 ICACHE 4 ADC4 5 RADIO N/A 80 to 81 WKUP 68 to 9 RCC_AUDIO 7 TIM4*** 72 12C2*** 73 to 74 SPI2*** 75 CTG*** 76 12C4*** 76 12C4*** 77 to 78	LPTIM2	5	50	
COMP 53 12C3 54 to 55 SAI 56 TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 52 SPI3 63 ICACHE 4 ADC4 65 RADIO 61 WKUP 67 HSEM 68 to 81 WKUP 70 HSEM 68 to 81 RCC_AUDIO 71 TIM4"1 72 12C2"1 73 to 74 SP12"1 75 CTG"1 75 12C4"1 77 to 78	TIM16	5	51	
IZC3 54 to 55 SAI 56 to 55 TSC 57 to 74 AES 58 to 50	TIM17	5	52	
SAI 56 TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 44 ADC4 55 RADIO N/A 80 to 81 WKUP 67 70 HSEM 68 to 9 68 to 9 RCC_AUDIO 77 73 to 74 SPI2(1) 73 to 74 75 OTG(1) 76 76 IZC4(1) 77 to 78	COMP	5	3	
TSC 57 AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 55 RADIO N/A 80 to 81 WKUP 67 ar 70 HSEM 68 to 9 RCC_AUDIO 71 TIM4(1) 72 12C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 12C4(1) 77 to 78	I2C3	54 t	o 55	
AES 58 RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 55 RADIO 70 WKUP 67 → 70 HSEM 68 ⊕ RCC_AUDIO 71 TIM4(1) 72 I2C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 I2C4(1) 77 to 78	SAI	5	66	
RNG 59 FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 5 RADIO N/A 80 to 81 WKUP 67 and 70 HSEM 68 to 9 RCC_AUDIO 72 IXIA(1) 72 I2C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 I2C4(1) 77 to 78	TSC	5	57	
FPU 60 HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 5 RADIO 65 N/A 80 to 81 WKUP 67 au 70 HSEM 68 to 9 RCC_AUDIO 72 I2C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 I2C4(1) 77 to 78	AES	58		
HASH 61 PKA 62 SPI3 63 ICACHE 64 ADC4 5 RADIO N/A 80 to 81 WKUP 67 and 70 HSEM 68 to 9 RCC_AUDIO 72 ICC2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 ICC4(1) 77 to 78	RNG	59		
PKA 62 SPI3 63 ICACHE 64 ADC4 65 RADIO N/A 80 to 81 WKUP 67 and 70 HSEM 68 to 9 RCC_AUDIO 72 IIM4(1) 72 I2C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 I2C4(1) 77 to 78	FPU	6	60	
SPI3 63 ICACHE 64 ADC4 65 RADIO N/A 80 to 81 WKUP 67 → 70 HSEM 68 to 9 RCC_AUDIO 72 IIM4¹¹¹ 72 I2C2¹¹ 73 to 74 SPI2(¹¹ 75 OTG(¹¹) 76 I2C4(¹¹) 77 to 78	HASH	6	1	
ICACHE 64 ADC4 65 RADIO 66 N/A 80 to 81 WKUP 67 ard 70 HSEM 68 to 9 RCC_AUDIO 72 IIM4(1) 72 I2C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 I2C4(1) 77 to 78	PKA	6	2	
ADC4 65 RADIO MKUP MKUP <th rows<="" td=""><td>SPI3</td><td colspan="2">63</td></th>	<td>SPI3</td> <td colspan="2">63</td>	SPI3	63	
RADIO 68 WKUP 67 and 70 HSEM 68 to 9 RCC_AUDIO 71 mth4(1) TIM4(1) 12C2(1) 72 73 to 74 SPI2(1) 75 OTG(1) 76 77 to 78	ICACHE	6	34	
RADIO N/A 80 to 81 WKUP 67 and 70 HSEM 68 to 69 RCC_AUDIO 71 TIM4(1) 72 I2C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 I2C4(1) 77 to 78	ADC4	6	55	
WKUP 67 and 70 HSEM 68 to 69 RCC_AUDIO 71 TIM4(1) 72 I2C2(1) 73 to 74 SPI2(1) 75 OTG(1) 76 I2C4(1) 77 to 78	PADIO	6	66	
HSEM 68 to 69 RCC_AUDIO 71 TIM4 ⁽¹⁾ 12C2 ⁽¹⁾ SPI2 ⁽¹⁾ OTG ⁽¹⁾ 12C4 ⁽¹⁾ HSEM 68 to 69 71 72 73 to 74 75 76 76 77 to 78	NADIO	N/A	80 to 81	
RCC_AUDIO 71 TIM4 ⁽¹⁾ 72 I2C2 ⁽¹⁾ 73 to 74 SPI2 ⁽¹⁾ 75 OTG ⁽¹⁾ 76 I2C4 ⁽¹⁾ 77 to 78	WKUP	67 and 70		
TIM4 ⁽¹⁾ 12C2 ⁽¹⁾ SPI2 ⁽¹⁾ OTG ⁽¹⁾ 12C4 ⁽¹⁾ 72 73 to 74 75 76 77 77 77 77 78	HSEM	68 to 69		
I2C2 ⁽¹⁾ 73 to 74 SPI2 ⁽¹⁾ 75 OTG ⁽¹⁾ 76 I2C4 ⁽¹⁾ 77 to 78	RCC_AUDIO	71		
SPI2 ⁽¹⁾ 75 OTG ⁽¹⁾ 76 I2C4 ⁽¹⁾ 77 to 78	TIM4 ⁽¹⁾		72	
OTG ⁽¹⁾ 12C4 ⁽¹⁾ N/A 76 77 to 78	I2C2 ⁽¹⁾		73 to 74	
OTG ⁽¹⁾ I2C4 ⁽¹⁾ 76 77 to 78	SPI2 ⁽¹⁾	N/A	75	
	OTG ⁽¹⁾	N/A	76	
11SAPT3(1) 70	I2C4 ⁽¹⁾		77 to 78	
UUAIXIO /	USART3 ⁽¹⁾		79	

^{1.} Only available on the STM32WBA62/64/65.

AN6159 - Rev 1 page 21/57



7.7 EXTI

The STM32WBA5xxx and STM32WBA6xxx MCUs have the same external interrupt/event controller (EXTI) mapping. The new events of the STM32WBA6xxx have been added to the EXTI map.

Table 18. EXTI mapping in the STM32WBA5xxx and STM32WBA6xxx MCUs

Event	Position STM32WBA5xxx STM32WBA6xxx	
Event		
GPIO	0 to 15	
PVD	16	
COMP	17 to 18	
RADIO	N/A	19 to 20

7.8 RCC (reset and clock control)

The RCC module of the STM32WBA6xxx MCUs manages the clocks and resets of the system and peripherals. It has the same features as the RCC module of the STM32WBA5xxx MCUs. The RCC register mapping is the same in the STM32WBA6xxx and STM32WBA5xxx MCUs. The new peripherals of the STM32WBA6xxx were added to the RCC register map. (See the table below and refer to[1], section "GPDMA" for more details.)

Table 19. RCC features in the STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	STM32WBA5xxx	STM32WBA6xxx
Safe and flexible reset management without external components	System reset, power reset, and backup domain reset	
	HSI16 with	n trimming
Internal clock sources	LSI1 32 kHz 1%	
	LSI2 32 kHz	500 ppm/°C
External clock sources	HSE32 32 kHz	with trimming
External clock sources	LSE 32.	768 kHz
PLLs	PLL1 (m	ain PLL)

Note: HSI16: 16 MHz high-speed internal RC oscillator.

LSI1: 32 kHz low-speed internal RC oscillator.

LSI2: 32 kHz high-stability, low-speed internal RC oscillator.

HSE32: 32 MHz high-speed external crystal oscillator.

LSE: 32.000 kHz or 32.768 kHz low-speed external crystal oscillator.

AN6159 - Rev 1 page 22/57



The table below lists the RCC input/output signals and their mapping on the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 20. RCC pin names in the STM32WBA5xxx and STM32WBA6xxx MCUs

Alternate function	Pin name STM32WBA5xxx STM32WBA6xxx	
Alternate function		
NRST	NR	ST
OSC32_IN	PC	14
OSC32_OUT	PC15	
OSC_IN	OSC_IN	
OSC_OUT	OSC_OUT	
MCO	PA8	
LSCO	PA2	
AUDIO_CLK	PA4/PA5	

The table below details the RCC clock sources for the STM32WBA5xxx compared to the STM32WBA6xxx MCUs.

Table 21. Clock sources in the STM32WBA5xxx and STM32WBA6xxx MCUs

Clock source	STM32WBA5xxx	STM32WBA6xxx
	100 MHz maximum frequency	
System clock	16 MHz after reset, Stop, and	Standby modes using HSI16
	HSI16, HSI	E32, or PLL
HSE	32 MHz us	er trimmed
	Generated from an inter	nal 16 MHz RC oscillator
HSI16	16 MHz RC factory	- and user-trimmed
Horio	Can be used as a backup clock source (aux	iliary clock) if the HSE crystal oscillator fails.
	It is the system clock after wake-u	up from Stop and Standby modes.
LSE	32.768 kHz or 32.000 kHz configurable drive	e/consumption, available in the $V_{\mbox{\scriptsize DD}}$ domain.
1.01	LSI1 32 kHz low consumption (refer to the electrical characteristics sections of ([2] and [3]), available in the V_{DD} domain.	
LSI	LSI2 24 kHz – 49 kHz high accuracy (refer to the electrical characteristics sections of the ([2] and [3]), available in the V _{DD} domain.	
Clock-out capabilities of the	One of the following clock signals can be selected as the microcontroller clock output (MCO): LSI, LSE, HSI16, HSE32, SYSCLKpre, pll1pclk, pll1qclk, pll1rclk, or hclk5	
MCO and LSCO	One of the following clock signals can be selected as the low-speed clock output (LSCO): LSI or LSE. This output remains available in Stop and Standby modes.	
Clock measurement	LSI calibration using TIM16/TIM17/LPTIM1	
and calibration using timers	HSI16 calibration using TIM16/TIM17/LPTIM2	
	HSECSS (linked to NMI IRQ)	
	An interrupt vector equivalent to the one below is available for secure events, only when TrustZone [®] is enabled.	
Interrupts	LSECSS	
	PLL1RDY	
	LSI1RDY, LSI2RDY, LSERDY, HSIRDY, and HSERDY	
	Audio synchronization CAF, COF, and CAEF	

AN6159 - Rev 1 page 23/57



7.8.1 PLL

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same fractional PLL, allows for 100 MHz clock generation.

7.8.2 Bus frequencies versus voltage scaling

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same voltage scaling. The table below lists the maximum frequencies of the internal bus in the STM32WBA5xxx and STM32WBA6xxx MCUs, depending on the voltage range of the product.

Table 22. Maximum bus frequency versus voltage scaling in the STM32WBA5xxx and STM32WBA6xxx MCUs

Product voltage range	STM32WBA5xxx	STM32WBA6xxx
Pango 1	AHB1, AHB2, AHB4: maximum 100 MHz AHB5: maximum 32 MHz	
Range 1		
Range 2	AHB1, AHB2, AHB4, AHB5: maximum 16 MHz	

7.8.3 CSS (clock security system)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same CSS.

Table 23, CSS in the STM32WBA5xxx and STM32WBA6xxx MCUs

CSS clock source	STM32WBA5xxx	STM32WBA6xxx
CSS on HSE	Same features	
CSS on LSE modes	Same f	eatures

7.8.4 Specific features of the ADC clock

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same ADC clocks and features, in particular:

 If a TIMx timer triggers the ADC precisely and with no any uncertainty, the HCLK must be selected as the ADC kernel clock source. The other clock sources are asynchronous to the TIMx timers. The LPTIMx timers are also asynchronous.

7.8.5 RTC and TAMP clocks

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same RTC and TAMP clocks. The table below lists the features of the RTC and TAMP clock sources for these two MCU.

Table 24. RTC and TAMP clocks in the STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	STM32WBA5xxx	STM32WBA6xxx
Clock source for the RTC and TAMP	HSE32/32,	LSE, or LSI
Only the backup registers used in TAMP with tampers in edge-detection mode	No kernel cl	ock required
Active clocks of the backup domain	LSE a	nd LSI

7.8.6 Timer and watchdog clock sources

The hardware automatically defines the timer clock frequencies, with the following cases:

- If the APB prescaler equals one, the hardware sets the timer clock frequencies to the APB domain frequency.
- Otherwise, the hardware sets them to twice (x 2) the APB domain frequency.

If the hardware option or a software access starts the independent watchdog (IWDG), the LSI oscillator is forced on and cannot be disabled. After the LSI oscillator temporization, the 32 kHz LSI clock is provided to the IWDG.

AN6159 - Rev 1 page 24/57



7.8.7 Peripheral clock gating and reset

The peripheral clock gating and reset of the STM32WBA6xxx MCUs provide the same features as the STM32WBA5xxx MCUs. The RCC register mapping remains the same in the STM32WBA6xxx MCUs compared to the STM32WBA5xxx MCUs. The new peripherals of the STM32WBA6xxx MCUs were added to the RCC register map.

The table below shows the RCC registers used for peripheral access configuration in the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 25. RCC clock and reset registers in the STM32WBA5xxx and STM32WBA6xxx MCUs

Register	STM32WBA5xxx	STM32WBA6xxx
	RCC_AH	B1RSTR
AUD: the AUD peripherals (enter/evit) recet	RCC_AH	B2RSTR
AHB: the AHB peripherals [enter/exit] reset	RCC_AH	B4RSTR
	RCC_AH	B5RSTR
	RCC_API	B1RSTR1
ADD, the ADD peripherale feater/avit1 reset	RCC_API	B1RSTR2
APB: the APB peripherals [enter/exit] reset	RCC_AP	B2RSTR
	RCC_AP	B7RSTR
	RCC_Al	HB1ENR
ALID: [anable/disable] the ALID peripheral clear	RCC_Al	HB2ENR
AHB: [enable/disable] the AHB peripheral clock	RCC_AHB4ENR	
	RCC_AF	HB5ENR
	RCC_AP	B1ENR1
APB: [enable/disable] the APB peripheral clock	RCC_AP	B1ENR2
AFB. [enable/disable] the AFB peripheral clock	RCC_AF	PB2ENR
	RCC_APB7ENR	
	RCC_AHE	31SMENR
AHB: [enable/disable] the AHB peripheral clock in Sleep mode	RCC_AHB2SMENR	
And. [enable/disable] the And peripheral clock in Sieep mode	RCC_AHE	34SMENR
	RCC_AHE	B5SMENR
	RCC_APB	1SMENR1
APB: [enable/disable] the APB peripheral clock in Sleep mode	RCC_APB	1SMENR2
AFB. [chable/disable] the AFB peripheral clock in Sleep mode	RCC_APE	32SMENR
	RCC_APE	B7SMENR

7.8.8 Peripheral clock source migration

The peripheral clock gating and reset of the STM32WBA6xxx MCUs provide the same features as the STM32WBA5xxx MCUs. The RCC register mapping remains the same in the STM32WBA6xxx MCUs compared to the STM32WBA5xxx MCUs. The new peripherals of the STM32WBA6xxx MCUs were added to the RCC register map.

Table 26. Peripheral clock sources in the STM32WBA5xxx and STM32WBA6xxx MCUs

Peripheral	STM32WBA5xxx	STM32WBA6xxx
IWDG		LSI
WWDG	PCLK1	
RTC	LSE, LSI, or HSE/32	
LPTIMx (x = 1, 2)	HSI16, Isesys, LSI	

AN6159 - Rev 1 page 25/57



Peripheral	STM32WBA5xxx	STM32WBA6xxx	
TIMx (x = 2, 3)	PCLK1		
TIM4 ⁽¹⁾	N/A	PCLK1	
TIMx (x = 1, 16, 17)		PCLK2	
USART2	HSI16,	Isesys, PCLK1, SYSCLK	
USART3 ⁽¹⁾	N/A	HSI16, Isesys, PCLK1, SYSCLK	
USART1	HSI16,	Isesys, PCLK2, SYSCLK	
LPUART1	HSI16,	Isesys, PCLK7, SYSCLK	
SPI1	HS	I16, PCLK2, SYSCLK	
SPI2 ⁽¹⁾	N/A	HSI16, PCLK1, SYSCLK	
SPI3	HS	116, PCLK7, SYSCLK	
I2C1	HSI16, PCLK1, SYSCLK		
$12Cx (x = 2, 4)^{(1)}$	N/A	HSI16, PCLK1, SYSCLK	
I2C3	HS	HSI16, PCLK7, SYSCLK	
SAI1	HSI16, SYSCLK, pl	l1pclk, pll1qclk, AUDIOCLK (external)	
OTG ⁽¹⁾	N/A	HSE, HSE/2, pll1pclk, pll1pclk/2	
RNG	HSI16	5, Isesys, LSI, pll1qclk/2	
ADC4	HSI16, HC	LK1, SYSCLK, HSE, pll1pclk	
CPU system timer	Isesys, LSI, HCLK1/8	HSI16/4, Isesys, LSI, HCLK1/8	
GPIOx (x = A, B, C, H)		HCLK2	
GPIOx (x = D, E, G) $^{(1)}$	N/A	HCLK2	
VREFBUF ⁽²⁾	N/A	PCLK7	
COMP	PCLK7		
PKA	HCLK2		
AES	HCLK2		
TSC	HCLK1		
CRC	HCLK1		
RCC AUDIO synchronization	pll1pclk, pll1qclk		

- 1. Only available on the STM32WBA62/64/65.
- 2. Only available on the STM32WBA62/65.

7.8.9 System clock after wake-up

The system clock used after wake-up in the STM32WBA5xxx and STM32WBA6xxx MCUs is the same. The STM32WBA6xxx features some additional low-power modes.

Table 27. System source after wake-up in the STM32WBA5xxx and STM32WBA6xxx MCUs

Power mode	STM32WBA5xxx	STM32WBA6xxx
Sleep	Same clock as before entering Sleep mode	
Stop 0, Stop 1	HSI16 at 16 MHz	
Stop 2	N/A HSI16 at 16 MHz	
Standby	HSI16 at 16 MHz	

AN6159 - Rev 1 page 26/57



7.8.10 Autonomous peripheral mode

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same autonomous peripheral modes. The STM32WBA6xxx features some additional autonomous peripherals.

For the STM32WBA6xxx MCUs, some peripherals support an autonomous mode also in Stop 2 mode.

- The autonomous peripherals can generate a kernel clock request and a bus clock request when needed, even in Stop mode.
- The selected oscillator is woken up.
- In autonomous mode with DMA, the bus clocks and the oscillator (HSI16) are automatically switched off when the transfer completes. The device automatically goes back to the selected low-power mode.
- If the autonomous peripheral is configured with the interrupts enabled, the interrupts wake up the device into Run mode.

Furthermore, the following capabilities exist in Stop mode when needed:

- If USARTs, LPUARTs, and I2C select HSI16 as the kernel clock source, these peripherals can enable it in Stop 0, Stop 1, or Stop 2 mode.
- The LSE can remain always on in Stop mode, with no on-the-fly activation capability, when it drives the USARTs, LPUARTs, and LPTIMs.

The table below lists the main features of the autonomous mode supported by the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 28. Autonomous peripherals in the STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	STM32WBA5xxx	STM32WBA6xxx	
Stop 0 and Stop 1 retained peripherals	Autonomous peripherals in Stop 0 and Stop 1 modes only. Enabled if both the xxEN and xxSMEN bits of the peripheral are set (xx = instance name) GPDMA1 is associated. SRAM1 and SRAM2 are associated.		
Stop 2 retained peripherals	N/A	Autonomous peripherals in Stop 0, Stop 1 and Stop 2 modes. Enabled if both the xxEN and xxSMEN bits of the peripheral are set (xx = instance name). Autonomous peripherals mapped on AHB4 or APB7. No DMA association.	
	USART	$\Gamma_X (x = 1, 2)$	
	N/A	USART3 ⁽¹⁾	
	LPUART1		
	SPIx (x = 1, 3)		
Autonomous peripherals in	N/A	SPI2 ⁽¹⁾	
Stop 0 and Stop 1	I2Cx (x = 1, 3)		
	N/A	$12Cx (x = 2, 4)^{(1)}$	
	LPTIMx (x = 1,2)		
	ADC4		
	GPDMA1		
		LPUART1	
Autonomous peripherals in	N/A	SPI3	
Stop 2 mode	IN/A	I2C3	
		LPTIM1	
Autonomous peripheral requesting its kernel clock in Stop mode	If the peripheral kernel clock request selects HSI16, the internal oscillator (HSI16) is woken when off. The kernel clock is propagated only to the peripherals requesting it. When all peripheral kernel clock requests selecting HSI16 are released, the HSI16 is switch off.		

AN6159 - Rev 1 page 27/57



Feature	STM32WBA5xxx	STM32WBA6xxx
Autonomous peripheral requesting its bus clock in Stop 0 or Stop 1 mode	Stop 0 mode is entered. The internal oscillator (HSI16) is woken up when off. The system clock is propagated to all peripherals configured with both the xxEN and xxSMEN bits set. When all peripherals release their bus clock request, the system clock is stopped. Then, if all peripheral kernel clock requests selecting HSI16 are released, the HSI16 is switched off.	
Forcing HSI16 on in Stop mode	Can be done by configuring HSIKERON. The oscillator is propagated only to the kernel clock of the enabled autonomous periphera with this oscillator selected as the kernel clock. This allows the peripheral baud rates or conversion rates to increase, as there is no need wait the oscillator wake-up time when the peripheral requests its kernel clock.	
LSE or LSI as the kernel clock	The LSE or LSI selected as the peripheral kernel clock remains always on in Stop mode	

^{1.} Only available on the STM32WBA62/64/65.

7.8.11 Operating modes

The table below lists the main operating modes and main clock sources of the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 29. Operating modes in the STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	STM32WBA5xxx	STM32WBA6xxx		
	CPU running			
Run	System clock active on PLL, HSI16, or HSE.			
	The software can disable the peripheral bus and kernel clocks.			
	Stops the CPU HCLK clock.			
Sleep mode	The software can stop the memor	y interface clocks during Sleep mode.		
		clocks during Sleep mode, when all the clocks of the ed to them are disabled.		
	Stop the system clock when there is no	autonomous peripheral bus clock request.		
Stop 0 mode	Disabl	e the PLL.		
	Disable the HSI16 and HSE oscillators wh	nen no autonomous peripheral requests them.		
	Stop the	system clock.		
Stop 1 mode	Disable the PLL a	nd the HSE oscillator.		
	Disable HSI16 when no aut	onomous peripheral requests it.		
		Stop the system clock.		
Stop 2 mode	N/A	Disable the PLL and the HSE oscillator.		
		Disable HSI16 when no autonomous peripheral requests it.		
Standby	Stop the	system clock.		
modes	Disable the PLLs, and HSI16 and HSE oscillators.			
LSE or LSI	Remain active in Stop mode and Standby mode.			
Low-power modes and	If a programming operation is ongoing in the flash memory, Stop or Standby mode entry is delayed until the access to the flash memory interface is finished.			
memory/bus operation	If access to the APB domain is ongoing, Stop or Standby mode entry is delayed until the APB access is finished.			

AN6159 - Rev 1 page 28/57



7.8.12 RCC security and privilege, functional description

When TrustZone[®] security is activated, the RCC can ensure that no nonsecure access can modify the RCC configuration and status bits. The RCC_SECCFGR register is used in both the STM32WBA5xxx and STM32WBA6xxx MCUs to prevent nonsecure access from reading or modifying the items listed in the table below

The security configuration bits in RCC_SECCFGR are the same for the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 30, Secured RCC items in the STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	STM32WBA5xxx	STM32WBA6xxx
Configuration and status bits of the clock sources	HSE, HSECSS, HSI16, LSI, LSE, and LSECSS	
Configuration and status bits of the PLL, AHB, and APB prescaler PLL1, AHB, and APB		B, and APB
System and independent clocks	SYSCLK, SysTick	
Clockout capability MCO and LSCO		d LSCO
Remove reset flag settings	RM	IVF

7.8.13 RCC privilege protection modes

In the STM32WBA5xxx and STM32WBA6xxx MCUs, there are the same dedicated register bits for privileged and unprivileged access: RCC PRIVCFGR (SPRIV and NSPRIV bits).

By default, after a reset, all RCC registers can be read or written with privileged and unprivileged access, except RCC_PRIVCFGR that can be written with privileged access only.

7.9 Power (PWR)

The STM32WBA5xxx and STM32WBA6xxx MCUs have the same PWR features, except:

- The following STM32WBA6xxx features, not available in the STM32WBA5xxx MCUs:
 - Stop 2 mode
 - OTG (only available on the STM32WBA62/64/65 devices)
 - V_{DDIO2} and V_{REF+} power supplies (only available on the STM32WBA62/65 devices)

AN6159 - Rev 1 page 29/57



7.9.1 Power-supply pins

The STM32WBA5xxx and STM32WBA6xxx MCUs have the same power supplies. The STM32WBA6xxx MCUs support additional supply pins. The table below lists the differences between the STM32WBA5xxx and STM32WBA6xxx supply pins.

Table 31. Power-supply pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

Pin name				
STM32WBA5xxx	STM32WBA6xxx			
VE	DD			
N/A	VDDIO2 ⁽¹⁾			
N/A	VDDUSB ⁽²⁾			
VD	DA			
N/A	VREF+ ⁽¹⁾			
VDDS	MPS ⁽³⁾			
VLXSI	VLXSMPS ⁽³⁾			
VSSSMPS ⁽³⁾				
VDD11 ⁽³⁾ , VCAP ⁽⁴⁾				
VDD	DRF			
VDDF	RFPA			
VDDA	NA ⁽³⁾			
VDDHPA				
VSS	SRF			
VS	VSSA			
VS	SS			

- 1. Only available on the STM32WBA62/65 devices.
- 2. Only available on the STM32WBA62/64/65 devices.
- 3. Only available on the STM32WBA63/65 devices.
- 4. Only available on the STM32WBA62/64 devices.

The table below details pins that are specific to low-power modes.

Table 32. Specific pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

Pin name	STM32WBA5xxx	STM32WBA6xxx	
WIZLIDY	WKUPx (x = 1 to 8) input interrupt and wake-up pins		
WKUPx Up to 16 multiplexed interrupt and wake-up pins from R		ns from Run, Sleep, Stop, and Standby modes	
CSLEEP	CSLEEP output MCU in Sleep mode		
CSTOP	CDSTOP output CPU domain in Stop mode		

AN6159 - Rev 1 page 30/57



7.9.2 Power modes

The STM32WBA5xxx and STM32WBA6xxx MCUs support the same low-power modes. The STM32WBA6xxx MCUs additionally support Stop 2 mode. The table below shows the power modes of the STM32WBA6xxx MCUs compared to those of the STM32WBA5xxx.

Table 33. Power modes in the STM32WBA5xxx and STM32WBA6xxx MCUs

Power mode	STM32WBA5xxx	STM32WBA6xxx		
Dun mada	Run voltage scaling range 1			
Run mode	Run voltage scaling range 2			
Clean made	Sleep voltage scaling range 1 (er	ntered from Run voltage range 1)		
Sleep mode	Sleep voltage scaling range 2 (er	leep voltage scaling range 2 (entered from Run voltage range 2)		
	SRAM pages can be powered down in Stop modes			
	Stop 0 voltage scaling range 1 (entered from Run voltage range 1)			
Stop mode	Stop 0 voltage scaling range 2 (entered from Run voltage range 2)			
	Stop 1			
	N/A Stop 2			
Standby retention mode	SRAM pages, 2.4 GHz RADIO RAMs, and the sleep timer can be retained in Standby mode.			

7.9.3 Migrating the power management of peripherals

The power management of the peripherals of the STM32WBA6xxx MCUs provides the same features as the STM32WBA5xxx. The PWR register mapping remains the same in the STM32WBA6xxx MCUs compared to the STM32WBA5xxx. The power management of the new peripherals of the STM32WBA6xxx was added to the PWR register map.

Table 34. Peripheral power in the STM32WBA5xxx and STM32WBA6xxx MCUs

Peripheral	STM32WBA5xxx	STM32WBA6xxx	
	STOPF		
Low-power flags	N/A	STOP2F	
	SE	BF	
OTG supply ⁽¹⁾	N/A	USV, VDD11USBSWDLY, VDD11USBDIS, USBBOOSTEN, USBPWREN, USBBOOSTRDY, VDD11USBRDY	
V _{DDIO2} supply ⁽²⁾	N/A	IO2SV	
	R1RSB1, SRAM1PDS1		
SRAM1 retention	N/A	R1RSB[4:2], R1RSB567, SRAM1PDS[4:2], SRAM1PDS567	
SRAM2 retention	R2RSB1, S	RAM2PDS	
ICACHE RAM retention	ICRAMPDS	N/A	
PKA RAM retention	N/A	PKARAMPDS	
OTG RAM retention ⁽¹⁾	N/A	PRAMPDS	
2.4 GHz RADIO retention	RADIORSB		
State retention of the PTA signals in Stop 2 mode	N/A	PTASREN, PTASR	
State retention of the GPIOs in Standby	GPIO PA[15:5, 2:1]: IORETEN, IORET		
mode	GPIO PA[4]: IORETEN, IORET ⁽²⁾		

AN6159 - Rev 1 page 31/57



Peripheral	STM32WBA5xxx STM32WBA6xxx		
	GPIO PA[3]: IORETEN, IORET ⁽¹⁾		
	GPIO PA[0]: IORETEN, IORET ⁽³⁾		
	GPIO PB[15:14, 12, 8, 4:0]: IORETEN, IORET		
	GPIO PB[13, 11:10]:	IORETEN, IORET ⁽¹⁾	
	GPIO PB[9, 7:5]: IORETEN, IORET ⁽³⁾		
State retention of the GPIOs in Standby	GPIO PC[15:13]: IORETEN, IORET		
mode	N/A	GPIO PC[12:0]: IORETEN, IORET ⁽²⁾	
	N/A	GPIO PD[15:10, 4:0]: IORETEN, IORET ⁽²⁾	
		GPIO PD[9:5]: IORETEN, IORET ⁽¹⁾	
	N/A	GPIO PE[6:0]: IORETEN, IORET ⁽²⁾	
	N/A	GPIO PG[15:2]: IORETEN, IORET ⁽²⁾	
	GPIO PH[3]: IORETEN, IORET		

- 1. These pins are only available on the STM32WBA62/64/65 devices.
- 2. These pins are only available on the STM32WBA62/65 devices.
- 3. These pins are only available on the STM32WBA62/63/65 devices.

7.9.4 PWR security and privilege, functional description

When TrustZone[®] security is activated, the PWR can ensure that no nonsecure access can modify the PWR configuration and status bits. The PWR_SECCFGR register is used in both the STM32WBA5xxx and STM32WBA6xxx MCUs to prevent nonsecure access from reading or modifying the items listed in the table below.

The security configuration bits in PWR_SECCFGR are the same in the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 35. Secured RCC items in the STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	Feature STM32WBA5xxx STM32WBA6xx		
Low-power mode configuration and status bits SRAM RSB and DS bits, RADIORSB, LPMS, FLASHFWU		RSB, LPMS, FLASHFWU, CSSF	
Voltage detection	PVDLS, PVDE, FSTEN, REGSEL		
Backup domain	DBP		
Wake-up pin	WKUP[8:1]		

7.9.5 PWR security and privilege

In the STM32WBA5xxx and STM32WBA6xxx MCUs, there are the same dedicated register bits for privileged and unprivileged access: PWR_PRIVCFGR (SPRIV and NSPRIV bits).

By default, after a reset, all PWR registers can be read or written with privileged and unprivileged access, except PWR_PRIVCFGR that can be written with privileged access only.

AN6159 - Rev 1 page 32/57



7.9.6 PWR interrupts

The table below lists the power interrupts sources of the STM32WBA5xxx and STM32WBA6xxx MCUs.

Table 36. PWR interrupt sources of the STM32WBA5xxx and STM32WBA6xxx MCUs

Interrupt vector	Description	Event flag	STM32WBA5xxx	STM32WBA6xxx
PWR_WKUP	Wake-up pin interrupt	WUFx(x = 1 to 8)	12.	oins
PWR_WKUPS	Secure interrupt of the wake-up pin	VVOFX(X = 1 t0 6)	12	אוווכ
PVD_PVM	Programmable voltage detector	PVDO	EXTII	ine 16

7.10 CRC

The CRC architecture is the same in the STM32WBA5xxx and STM32WBA6xxx MCUs, with the same features.

AN6159 - Rev 1 page 33/57



8 Migrating the timer peripherals

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same timers with the same features. The STM32WBA6xxx MCUs have new timers and features.

8.1 Advanced-control timers (TIM1)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same advanced-control timer, TIM1, with identical features.

The alternate function (AF) pins of the advanced timer TIM1 are mapped as described in the table below.

STM32WBA62/65 AF pin function STM32WBA5xxx STM32WBA63 STM32WBA64 TIM1 BKIN PA2 TIM1_BKIN2 PB15, PC13 PA15 TIM1_ETR TIM1_CH1 PA11, PB8 TIM1_CH1N PA1, PB2 TIM1_CH2 PA12 PB1 TIM1_CH2N PA0 N/A PA0 PB4 TIM1_CH3 PB0 TIM1_CH3N PB9 N/A PB9 PB3 TIM1_CH4 PB7 PB7 N/A TIM1_CH4N

Table 37. TIM1 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs

8.2 GP timers with up, down, and up-down auto-reload counters (TIM2/3/4)

N/A

The general-purpose timers consist of a 16-bit or 32-bit auto-reload counter driven by a programmable prescaler. The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same general-purpose timers, TIM2 and TIM3, with identical features. The STM32WBA6xxx MCUs feature an additional timer, TIM4.

N/A

N/A

PC5

The AF pins of the general-purpose timers TIM2/3/4 are mapped as described in the table below.

AF pin	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65
TIM2 ETR	PA5			
TIIVIZ_LTK	PB6		N/A	PB6
TIM2 CH1		P	A 5	
TIMZ_CITI	PB6	PB6 N/A PB6		PB6
TIM2_CH2	PA8			
TIM2_CH3	PA7			
TIM2_CH4	PA6			
		PB8,	PB12	
TIM3_ETR	PA0		N/A	PA0

Table 38. TIM2/3/4 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs

AN6159 - Rev 1 page 34/57



AF pin	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
TIM3_ETR	N/A	N/A	N/A	PD2, PE2	
	PA2, PA10				
TIM3_CH1	PB5		N/A	PB5	
	N/A	N/A	N/A	PC3, PC6, PE3	
TIM3_CH2	PA1, PA9				
	N/A	N/A	N/A	PC4, PC7, PE4	
	PB14				
TIM3_CH3	PA0		N/A	PA0	
	N/A	N/A	N/A	PC8, PE5	
TIM3_CH4	PB9		N/A	PB9	
	PB13	N/A	PB13		
	N/A	N/A	N/A	PC9, PE6	
TIM4_ETR		N/A	N/A	PE0	
TIM4_CH1		PB6	N/A	PB6	
		N/A	N/A	PD12	
TIM4_CH2	N/A	PB7	N/A	PB7	
		N/A	N/A	PD13	
TIM4_CH3		PB8			
	_	PB9	N/A	PB9	
		N/A	N/A	PD14	
TIM4_CH4		N/A	N/A	PD15	

8.3 GP timers with an auto-reload upcounter (TIM16/17)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same two 16-bit resolution general-purpose timers with a 16-bit auto-reload upcounter (TIM16 and TIM17) with identical features.

The AF pins of the GP timers TIM16/17 are mapped as described in the table below.

Table 39. TIM16/17 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
TIM16_BKIN	PB15				
	PB10	N/A	PB10		
TIM16_CH1	PA2				
	PB9		N/A	PB9	
	PA4	N/A	N/A	PA4	
	N/A	N/A	N/A	PE0	
TIN 440 OLI 441	PB8				
TIM16_CH1N	PA3	N/A	PA3		
TIM17_BKIN	PA15				
TIM17_CH1	PA1, PB4				
	N/A	N/A	N/A	PE1	
TIM17_CH1N	PB3				

AN6159 - Rev 1 page 35/57



8.4 Low-power timers (LPTIM1/2)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same two 16-bit resolution low-power timers with a 16-bit auto-reload upcounter (LPTIM1 and LPTIM2) with identical features.

The AF pins of the LP timers LPTIM1/2 are mapped as described in the table below.

Table 40. LPTIM1/2 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65
	PB8			
LPTIM1_ETR	PB11	N/A	PB11	
	N/A	N/A	N/A	PC3, PG12
LPTIM1_CH1	PB11	N/A	PB11	
LPTIWII_CHT	N/A	N/A	N/A	PC1, PG15
LPTIM1_CH2	PA8, PA15			
LPTIWII_CH2	N/A	N/A	N/A	PG14
L DTIM4 INI4	PA0		N/A	PA0
LPTIM1_IN1	N/A	N/A	N/A	PC0, PG10
L DTIM4 IND	PB3			
LPTIM1_IN2	N/A	N/A	N/A	PC2, PG11
LDTIMO ETD	PA5			
LPTIM2_ETR	N/A	N/A	N/A	PC3, PD11
LDTIMO CLIA	PA11			
LPTIM2_CH1	N/A	N/A	N/A	PD13
LDTIMO CUO	PA1			
LPTIM2_CH2	N/A	N/A	N/A	PC4, PC7, PD10
LDTIMO INI	PB9		N/A	PB9
LPTIM2_IN1	N/A	N/A	N/A	PC0, PD12
L DTIMO INIO	PB0, PB4			
LPTIM2_IN2	N/A	N/A	N/A	PD4

8.4.1 LPTIM autonomous mode

The STM32WBA5xxx and STM32WBA6xxx MCUs support LPTIM autonomous operation as described in the table below.

Table 41. SPI autonomous operation in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA6xxx	
LPTIM1	Down to Stop 1 mode	Down to Stop 2 mode	
LPTIM2	Down to Stop 1 mode		

8.5 Watchdogs

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same two watchdogs:

- A system window watchdog (WWDG) with the same features
- An independent watchdog (IWDG) with the same features

AN6159 - Rev 1 page 36/57



8.6 Real-time clock (RTC)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same RTC with the same features. The AF pins of RTC are mapped as described in the table below.

Table 42. RTC AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin	STM32WBA5xxx	STM32WBA6xxx	
RTC_REFIN	PB	14	
RTC_TS	PC13		
RTC_OUT1	PC	13	
RTC_OUT2	PE	32	

8.7 SysTick timer

The Arm® Cortex®-M33 with TrustZone® technology of the STM32WBA5xxx and STM32WBA6xxx MCUs embed:

- Two SysTick timers when TrustZone[®] technology is activated
- Only one SysTick when TrustZone[®] technology is disabled

The STM32WBA6xxx supports an additional SysTick timer clock source.

Table 43. SysTick in the STM32WBA5xxx and STM32WBA6xxx MCUs

Feature	STM32WBA5xxx	STM32WBA6xxx	
	HCLK1 / 8		
SysTick clock source	LSI		
	Isesys		
	N/A	HSI16 / 4	

AN6159 - Rev 1 page 37/57



9 Migrating the communication peripherals

9.1 Serial peripheral interface (SPI)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same SPI1 and SPI3 with identical features. The STM32WBA6xxx MCUs feature an additional SPI, SPI2.

The AF pins of SPI1/2/3 are mapped as described in the table below.

Table 44. SPI AF pins in STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65		
0014 14001			PA15			
SPI1_MOSI	N/A	N/A	N/A	PG4		
CDI4 MICO		PB3				
SPI1_MISO	N/A	N/A	N/A	PG3		
CDM COK			PB4			
SPI1_SCK	N/A	N/A	N/A	PG2		
CDI4 NCC	PA ⁻	12				
SPI1_NSS	N/A	N/A	N/A	PG5		
CDI4 DDV		F	PA1, PB12			
SPI1_RDY	N/A	N/A	N/A	PG6		
CDI2 MOCI				PB0		
SPI2_MOSI			N/A	PC1, PC3		
CDI2 MICO			PA9, PB14			
SPI2_MISO			N/A	PC2, PD3		
CDI2 CCV	NI/A	N/A	PA9, PB10, PB13			
SPI2_SCK	N/A	N/A	N/A	PD1, PD3		
CDI2 NCC			PA10, PB9, PB12			
SPI2_NSS			N/A	PD0		
CDIO DDV			PB11			
SPI2_RDY			N/A	PC0		
CDI2 MOCI			PB8			
SPI3_MOSI	N/A	N/A	N/A	PC3, PC12, PD5, PG11		
	PB	9	N/A	PB9		
SPI3_MISO	N/A		PA1			
	N/A	N/A	N/A	PC4, PC11, PG10		
	PA	0	N/A	PA0		
SPI3_SCK	N/A		PA7			
	N/A	N/A	N/A	PC10, PG9		
SPI3_NSS			PA5			
3F13_1133	N/A	N/A	N/A	PG12		
enia pov			PA6, PA8			
SPI3_RDY	N/A	N/A	N/A	PG13		
		-				

AN6159 - Rev 1 page 38/57



9.2 Inter-integrated circuit interface (I²C)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same I2C1 and I2C3 with identical features. The STM32WBA6xxx MCUs features additional I² interfaces, I2C2 and I2C4.

The AF pins of I2CI1/2/3/4 are mapped as described in the table below.

Table 45. I2C AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
1004 001	PA15, PB2				
I2C1_SCL	N/A	N/A	N/A	PG14	
1004 004		PB1	, PB3		
I2C1_SDA	N/A	N/A	N/A	PG13	
IOCA CMDA		PE	315		
I2C1_SMBA	N/A	N/A	N/A	PG15	
I2C2_SCL			PB1	0, PB13	
I2C2_SDA	N/A	N/A PB11, PB14		1, PB14	
I2C2_SMBA			F	PB12	
1202 001	PA6, PB2				
I2C3_SCL	N/A	N/A	N/A	PC0, PG7	
1002 004	PA7, PB1				
2C3_SDA	N/A	N/A	N/A	PC1, PG8	
IOOO OMBA		PE	315		
2C3_SMBA	N/A	N/A	N/A	PG6	
1204 001			F	PB10	
I2C4_SCL			N/A	PD12	
204 CDA	NI/A	NI/A	PB11		
I2C4_SDA	N/A	N/A N/A	N/A	PD13	
004 01404			PA14		PA14
I2C4_SMBA			N/A	PD11	

9.2.1 Autonomous I²C mode

The STM32WBA5xxx and STM32WBA6xxx MCUs support autonomous I²C operation as described in the table below.

Table 46. Autonomous I²C operation in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA6xxx	
I2C1	Down to Stop 1		
I2C2	N/A	Down to Stop 1	
I2C3	Down to Stop 1	Down to Stop 2	
I2C4	N/A	Down to Stop 1	

AN6159 - Rev 1 page 39/57



9.3 U(S)ART and LPUART

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same USART1, USART2, and LPUART1 with identical features. The STM32WBA6xxx features an additional USART3.

The AF pins of USART1/2/3 and LPUART1 are mapped as described in the table below.

Table 47. U(S)ART/LPUART AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
		PB12	, PB14		
USART1_TX	N/A	N/A	N/A	PG9	
LICADTA DV	PA	8			
USART1_RX	N/A	N/A	N/A	PG10	
	PA1, PA5				
USART1_CK	PB10	N/A	F	PB10	
	N/A	N/A	N/A	PG13	
	PA4	N/A	N/A	PA4	
USART1_CTS		P	A7		
	N/A	N/A	N/A	PG11	
		PA2	, PA6		
USART1_RTS_DE	PA3	N/A		PA3	
	N/A	N/A	N/A	PG12	
		PA12, PA	A14, PB0		
USART2_TX	N/A	N/A	N/A	PC9	
	N/A	N/A	PD9		
	PA11, PB4				
USART2_RX	PB	8	N/A	PB8	
	N/A	N/A	N/A	PC8, PD5	
LICADTA CV		Р	B3		
USART2_CK	N/A	N/A		PD8	
LICADTO CTC		PB2,	PB15		
USART2_CTS	N/A	N/A	N/A	PD3	
LICADTA DTC DE	PA15, PB1				
USART2_RTS_DE	N/A	N/A	N/A	PC7	
LICADTA TV			PA7, F	PB10, PD9	
USART3_TX			N/A	PC4, PC10	
LICADTA DV			PA	5, PB11	
USART3_RX			N/A	PC5, PC11, PD4	
LICADTA CK	NI/A	NI/A	PB	0, PB12	
USART3_CK USART3_CTS	N/A	N/A	N/A	PC12, PD10	
			PA	6, PB13	
			N/A	PD11	
LICADTA DTO DE			PA15,	PB1, PB14	
USART3_RTS_DE			N/A	PD2, PD12	
LPUART1_TX	PA2				

AN6159 - Rev 1 page 40/57



AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
	PBS	5	N/A	PB5	
LPUART1_TX	PB11	N/A	ſ	PB11	
	N/A	N/A	N/A	PC1, PG7	
LPUART1 RX	PA1, PA10				
LPOARTI_RX	N/A	N/A	N/A	PC0, PG8	
	PA0		N/A	PA0	
LPUART1_CTS	PB15				
	N/A	N/A	N/A	PG5	
	PA9				
LPUART1_RTS_DE	PB9		N/A	PB9	
N/A		N/A	N/A	PG6	

9.3.1 Autonomous U(S)ART and LPUART mode

The STM32WBA5xxx and STM32WBA6xxx MCUs support autonomous U(S)ART and LPUART operation as described in the table below.

Table 48. Autonomous U(S)ART and LPUART operation in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA6xxx	
USART1	Down to Stop 1		
USART2	Down to Stop 1		
USART3	N/A Down to Stop 1		
LPUART1	Down to Stop 1	Down to Stop 2	

AN6159 - Rev 1 page 41/57



9.4 Serial audio interface (SAI)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same SAI1 with identical features. The AF pins of SAI1 are mapped as described in the table below.

Table 49. SAI AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
0.014 0.00 4			PB12, PB14		
SAI1_SD_A	N/A	N/A	N/A	PC1, PC3, PD5, PE6, PG12	
CAIA FO A			PA8		
SAI1_FS_A	N/A	N/A	N/A	PC4, PE4, PG10	
SAI1_SCK_A			PA7		
SAIT_SCK_A	N/A	N/A	N/A	PE5, PG9	
SAI1_MCLK_A			PA6		
SAIT_WOLK_A	N/A	N/A	N/A	PE2, PG7, PG11	
SAI1_SD_B	PB7	7	N/A	PB7	
SAIT_SD_B	N/A	N/A	N/A	PC5, PE3, PG5	
CALL EC D	PBS	5	N/A	PB5	
SAI1_FS_B	N/A	N/A	N/A	PG3	
SAI1_SCK_B	PB6	6	N/A	PB6	
SAIT_SCK_B	N/A	N/A	N/A	PG2	
SAI1_MCLK_B		PB4			
SAIT_WCLK_B	N/A	N/A	N/A	PG4	
			PA2, PA10		
SAI1_D1	N/A	N/A		PD5	
	N/A	N/A	N/A	PC3, PE6	
CAIA DO	PA5, F	PB5	N/A	PA5, PB5	
SAI1_D2	N/A	N/A	N/A	PC4, PE4	
SAI1_D3	N/A	N/A	N/A	PC5	
CAI1 CK1	PA1, PA9				
SAI1_CK1	N/A	N/A	N/A	PE2, PG7	
SVII CK3			PA6		
SAI1_CK2	N/A	N/A	N/A	PE5	

AN6159 - Rev 1 page 42/57



9.5 USB on-the-go high-speed interface (OTG)

In the STM32WBA6xxx MCUs, the USB on-the-go high-speed interface (OTG) was added.

The table below describes the mapping of the AF pins of OTG.

Note: OTG is only available on the STM32WBA62/64/65 devices.

Table 50. OTG pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

Pin name	STM32WBA5xxx	STM32WBA63	STM32WBA62/64/65
OTG_SOF			PA8, PA14
OTG_ID			PD8
OTG_HSDM	N/A	N/A	PD7
OTG_HSDP			PD6
OTG_VBUS			PD9

AN6159 - Rev 1 page 43/57



Migrating the analog peripherals

10.1 Analog-to-digital converter (ADC)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same 12-bit ADC4 with identical features. The AF pins of ADC4 are mapped as described in the table below.

Table 51. ADC implementation in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
ADC4_IN1		P	A8		
ADC4_IN2		P	A7		
ADC4_IN3		P	A6		
ADC4_IN4	PA5				
ADC4_IN5	PA4	N/A	N/A	PA4	
ADC4_IN6	PA3	PA3 N/A		PA3	
ADC4_IN7		PA2			
ADC4_IN8	PA1				
ADC4_IN9	PA0 N/A PA0			PA0	
ADC4_IN10	PBS)	N/A	PB9	

10.2 Comparator (COMP)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same comparators, COMP1 and COMP2, with identical features.

The AF pins of COMP are mapped as described in the table below.

Note: COMP2 is only available on the STM32WBA62/63/65.

Table 52. COMP pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA62/63/65	STM32WBA64	
COMP1_INP1	PA2			
COMP1_INM1	PA1			
COMP1_OUT	PA7, PB8			
COMP2_INP1				
COMP2_INM1		N/A		
COMP2_OUT	PA			

10.3 Voltage reference buffer (VREFBUF)

In the STM32WBA6xxx MCUs, a voltage reference buffer VREFBUF was added.

Note: VREFBUF is only available on the STM32WBA62/65.

AN6159 - Rev 1 page 44/57



11 Migrating the signal processing accelerators

11.1 Touch sensing controller (TSC)

The STM32WBA5xxx and STM32WBA6xxx MCUs embed the same touch sensing controller, TSC, with identical features. The STM32WBA6xxx MCUs feature additional groups: group 7 and group 8.

The AF pins of the TSC are mapped as described in the table below.

Table 53. TSC AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs

AF pin function	STM32WBA5xxx	STM32WBA63	STM32WBA64	STM32WBA62/65	
TSC_SYNC PB12					
ISC_SYNC	N/A	N/A	N/A	PD2	
TSC_G1_IO1		P	A8		
TSC_G1_IO2		P	A7		
TSC_G1_IO3		P	A6		
TSC_G1_IO4		P	A5		
TSC_G2_IO1		P	A1		
TSC_G2_IO2	PAC)	N/A	PA0	
TSC_G2_IO3	PBS)	N/A	PB9	
TSC_G2_IO4		Р	B8		
TSC_G3_IO1		Р	B4		
TSC_G3_IO2		Р	B3		
TSC_G3_IO3		P/	\15		
TSC_G3_IO4		P/	\12		
TSC_G4_IO1	PA4	N/A	N/A	PA4	
TSC_G4_IO2	PA3	N/A		PA3	
TSC_G4_IO3	PB10	N/A	PB10		
TSC_G4_IO4		P	PA2		
TSC_G5_IO1		PC	C13		
TSC_G5_IO2	PB7	7	N/A	PB7	
TSC_G5_IO3	PB6	3	N/A	PB6	
TSC_G5_IO4	PB5	5	N/A	PB5	
TSC_G6_IO1	PB14				
TSC_G6_IO2	PB13	N/A		PB13	
TSC_G6_IO3				PD12	
TSC_G6_IO4	-			PD13	
TSC_G7_IO1	-	N/A		PE3	
TSC_G7_IO2				PE2	
TSC_G7_IO3	NI/A		N/A	PE1	
TSC_G7_IO4	N/A			PE0	
TSC_G8_IO1	_			PD3	
TSC_G8_IO2				PD1	
TSC_G8_IO3				PD0	
TSC_G8_IO4				PD15	

AN6159 - Rev 1 page 45/57



12 Migrating the software

For further details on the information provided in this chapter, refer to [5] and [6].

12.1 Arm® Cortex®-M33 overview

The Arm[®] Cortex[®]-M33 processor provides excellent ultra-low-power, performance, and security features. This processor is based on the Armv8-M architecture for use in environments that require more security implementation. The Arm[®] Cortex[®]-M33 core implements:

- A full set of DSP (digital signal processing) instructions
- TrustZone[®] aware support
- A memory protection unit (MPU) that enhances application security

The Arm[®] Cortex[®]-M33 core also features a single-precision floating-point unit (FPU), which supports all the Arm[®] single-precision data-processing instructions and all the data types. The figure below illustrates the STM32 Arm[®] Cortex[®]-M33 implementation.




Figure 3. STM32 Arm® Cortex®-M33 implementation

AN6159 - Rev 1 page 46/57



The Arm[®] Cortex[®]-M33 core has the key features listed below:

- Arm-v8M architecture with a 2- or 3-stage pipeline, Harvard, 1.5 DMIPS/MHz
- Single-cycle branch, no branch prediction
- Hardware divide instruction
- Debug (CoreSight[™]-compliant)
- Memory-exclusive instructions
- NVIC without interrupts increased to up to 82 (16 priority levels)
- Enhanced MPU, more flexible (32 bytes) up to 8 regions (for each of the secure and nonsecure states)
- New AMBA®5 AHB interface, which supports security state extension to the system
- Support for an external implementation-defined attribution unit
- Fully compatible with the TrustZone[®] system

12.2 Arm® Cortex®-M33 software point of view

The Arm® Cortex®-M33 includes the following features:

- It implements the Armv8-M architecture.
- It implements the latest FPU specification (based on the Arm® FPv5 architecture).
- It uses the AHB5 specification for the system and memory interface to extend security across the whole system.
- It uses the latest version of the MPU specification for the setup of regions.
- It provides optional execution trace using MTB or ETM.
- It integrates enhanced debug components to simplify debugging.
- It implements hardware stack limit checking.
- It has TrustZone® security features, which deliver efficient security.

AN6159 - Rev 1 page 47/57



12.3 Arm® Cortex®-M33 mapping overview

The table below illustrates the mapping on the Arm® Cortex®-M33 core.

Table 54. Arm® Cortex®-M33 overview mapping for the STM32WBA5xxx and STM32WBA6xxx MCUs

	Architecture	STM32WBA5xxx	STM32WBA6xxx	
Core	NVIC (nested vectored interrupt controller), not including the 16 interrupt lines of the Arm® Cortex®-M33 with FPU)	72	82	
	EXTI (extended interrupt and event controller)	19	21	
	Instrumentation trace macrocell (ITM)	0xE000 0000		
	Data watchpoint and trace unit (DWT)	0xE000 1000		
	Breakpoint unit (BPU)	0xE000 2000		
	System control space (SCS)	0xE000 E000		
	System timer	0xE000E010		
	Nested vectored interrupt controller (NVIC)	0xE000E100		
Mapping (base address)	MPU	0xE000ED90		
	Floating-point unit (FPU)	0xE000EF30		
	Trace port interface unit (TPIU)	0xE004 0000		
	ETM (1)	N/A	0xE004 1000	
	Cross-trigger interface (CTI)	0xE004 2000		
	Debug MCU controller (DBGMCU)		0xE004 4000	
	Processor ROM table	0xE00F F000		

^{1.} Only available on the STM32WBA62/65 devices.

AN6159 - Rev 1 page 48/57



13 Conclusion

This application note is a complement to the datasheets and reference manuals of the STM32WBA5xxx and STM32WBA6xxx MCUs (refer to Reference documents). This document provides a simple guideline to migrate an existing product based on the STM32WBA5xxx to the STM32WBA6xxx MCUs.

AN6159 - Rev 1 page 49/57



Revision history

Table 55. Document revision history

Date	Revision	Changes
19-Feb-2025	1	Initial release.

AN6159 - Rev 1 page 50/57



Contents

1	STM	M32WBA6xxx MCUs	
	1.1	Memory availability	3
	1.2	System architecture differences between the STM32WBA5xxx and MCUs	
2	Migı	rating the hardware	6
3	Воо	ot mode compatibility	8
	3.1	Boot mode selection	8
	3.2	Embedded bootloader	9
4	Migı	rating the peripherals	10
	4.1	STM32 product cross-compatibility	
	4.2	Secure and nonsecure boundaries of peripheral memory mapping	
5	Migı	rating the security peripherals	
	5.1	TAMP	
		5.1.1 Tamper pins and internal events	
		5.1.2 Boot hardware key	
	5.2	HASH (hash processor)	
	5.3	RNG (true random number generator)	
	5.4	PKA (public key accelerator)	
	5.5	AES and SAES hardware accelerators	
	5.6	GTZC (global TrustZone® controller)	
		5.6.1 GTZC implementation and resource assignments	
		5.6.2 TrustZone® security architecture	
		5.6.3 TrustZone® peripheral classification	
6	Migı	rating the 2.4 GHz RADIO	15
	6.1	2.4 GHz RADIO	
7	Migı	rating the system peripherals	16
	7.1	SYSCFG (system configuration controller)	
	7.2	Flash memory	16
	7.3	SRAMs	19
	7.4	Caches	
	7.5	DMA	20
	7.6	NVIC	20
	7.7	EXTI	
	7.8	RCC (reset and clock control)	



	7.8.1	PLL	24
	7.8.2	Bus frequencies versus voltage scaling	24
	7.8.3	CSS (clock security system)	24
	7.8.4	Specific features of the ADC clock	24
	7.8.5	RTC and TAMP clocks	24
	7.8.6	Timer and watchdog clock sources	24
	7.8.7	Peripheral clock gating and reset	25
	7.8.8	Peripheral clock source migration	25
	7.8.9	System clock after wake-up	26
	7.8.10	Autonomous peripheral mode	27
	7.8.11	Operating modes	28
	7.8.12	RCC security and privilege, functional description	29
	7.8.13	RCC privilege protection modes	29
7.9	Power	(PWR)	29
	7.9.1	Power-supply pins	30
	7.9.2	Power modes	31
	7.9.3	Migrating the power management of peripherals	31
	7.9.4	PWR security and privilege, functional description	32
	7.9.5	PWR security and privilege	32
	7.9.6	PWR interrupts	33
7.10	CRC .		33
Migr	ating th	ne timer peripherals	34
8.1	Advan	ced-control timers (TIM1)	34
8.2	GP tim	ners with up, down, and up-down auto-reload counters (TIM2/3/4)	34
8.3	GP tim	ners with an auto-reload upcounter (TIM16/17)	35
8.4	Low-po	ower timers (LPTIM1/2)	36
	8.4.1	LPTIM autonomous mode	
8.5	Watch	dogs	
8.6		me clock (RTC)	
8.7		k timer	
	•	ne communication peripherals	
9.1	_	peripheral interface (SPI)	
9.2		ntegrated circuit interface (I ² C)	
0.0	9.2.1	Autonomous I ² C mode	
9.3		RT and LPUART	
	9.3.1	Autonomous U(S)ART and LPUART mode	
9.4	Serial a	audio interface (SAI)	42

8

9



	9.5	USB on-the-go high-speed interface (OTG)	43
10	Migr	ating the analog peripherals	44
	10.1	Analog-to-digital converter (ADC)	. 44
	10.2	Comparator (COMP)	44
	10.3	Voltage reference buffer (VREFBUF)	. 44
11	Migr	ating the signal processing accelerators	.45
	11.1	Touch sensing controller (TSC)	. 45
12	Migrating the software		
	12.1	Arm® Cortex®-M33 overview	46
	12.2	Arm® Cortex®-M33 software point of view	47
	12.3	Arm [®] Cortex [®] -M33 mapping overview	48
13	Cond	Conclusion	
Rev	ision	history	50
List	of tak	oles	54
List	of fig	ures	56



List of tables

Table 1.	Overview of the STM32WBA5xxx and STM32WBA6xxx	
Table 2.	Memory size on the STM32WBA5xxx and STM32WBA6xxx	
Table 3.	Packages without SMPS on the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 4.	Packages with SMPS on the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 5.	Boot modes when TrustZone [®] is disabled (TZEN = 0) on the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 6.	Boot modes when TrustZone [®] is enabled (TZEN = 1)	
Table 7.	Bootloader interface on the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 8.	STM32 peripheral/feature compatibility between STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 9.	RNG features in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 10.	MPCBB resources in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 11.	2.4 GHz RADIO features in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 12.	SYSCFG features in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 13.	Flash memory features in STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 14.	Main option bytes in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 15.	SRAMs in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 16.	DMA features in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 17.	NVIC mapping in the STM32WBA5xxx and STM32WBA6xxx MCUs.	
Table 18.	EXTI mapping in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 19.	RCC features in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 20.	RCC pin names in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 21.	Clock sources in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 22.	Maximum bus frequency versus voltage scaling in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 23.	CSS in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 24.	RTC and TAMP clocks in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 25.	RCC clock and reset registers in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 26.	Peripheral clock sources in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 27.	System source after wake-up in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 28. Table 29.	Autonomous peripherals in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 30.	Secured RCC items in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 30.	Power-supply pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 31.	Specific pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 32.	Power modes in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 34.	Peripheral power in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 34.	Secured RCC items in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 36.	PWR interrupt sources of the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 37.	TIM1 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 38.	TIM2/3/4 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 39.	TIM16/17 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 40.	LPTIM1/2 AF pins on the STM32WBA5xxx and STM32WBA6xxx MCUs.	
Table 41.	SPI autonomous operation in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 42.	RTC AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 43.	SysTick in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 44.	SPI AF pins in STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 45.	I2C AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs.	
Table 46.	Autonomous I ² C operation in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 47.	U(S)ART/LPUART AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 48.	Autonomous U(S)ART and LPUART operation in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 49.	SAI AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 50.	OTG pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 51.	ADC implementation in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 52.	COMP pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	
Table 53.	TSC AF pins in the STM32WBA5xxx and STM32WBA6xxx MCUs	. 45

AN6159 - Rev 1 page 54/57

AN6159



List of tables

Table 54.	Arm® Cortex®-M33 overview mapping for the STM32WBA5xxx and STM32WBA6xxx MCUs	48
Table 55.	Document revision history	50

AN6159 - Rev 1 page 55/57





List of figures

Figure 1.	STM32WBA5xxx system architecture	4
Figure 2.	STM32WBA6xxx system architecture	5
Figure 3.	STM32 Arm® Cortex®-M33 implementation	6

AN6159 - Rev 1 page 56/57



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN6159 - Rev 1 page 57/57