



How to drive an external power amplifier with STM32WB series MCUs

Introduction

STM32WB series microcontrollers (MCUs) can support an external power amplifier (PA) to provide higher output power. This document details the modifications to implement in the Cortex[®]-M4 firmware, to allow the external PA to be driven by the MCU. These modifications are based on the SKY66118-11 PA from Skyworks Solutions (maximum output power = 20 dBm).



1 Hardware

This document applies to the STM32WB series Arm® Cortex® core-based microcontrollers.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

The following SKY66118-11 pins must be managed (see the figure and the table below):

- CTX pin, to switch the PA in transmission or reception
- CSD pin, to enable or disable the PA
- VCTRL pin, to control the output power (1.6 V < V_{CTRL} < 3.6 V), not represented in the figure below

CSD CTX

SKY66118-11

Logic control

SP2T

ANT

Bypass

Figure 1. SKY66118-11 block diagram

Note: ANT = Antenna, HD = harmonics distorsion, OMN = Output matching network, PA = power amplifier, SP2T = single pole 2 throw switch, T/R = transmit/receive

Refer to the SKY66118-11 datasheet available on Skyworks web site for more details.

CSD Mode Description CTX 0 All off (Sleep mode) 0 0 or 1 1 Transmit mode 1 1 2 0 Bypass mode 1

Table 1. SKY66118-11 CSD and CTX pins

The CTX pin must be connected to GPIO PB0 (Port B, pin 0) of the microcontroller. The CSD pin is connected to another GPIO.

AN5395 - Rev 3 page 2/6



2 Firmware

CTX pin

For the CTX pin, add the following code to the Cortex-M4 firmware, in the initialization section of the GPIOs.

```
GPIO_InitTypeDef GPIO_InitStruct;

// Enable GPIOB clock for CTX pin
__HAL_RCC_GPIOB_CLK_ENABLE();

// configure the GPIO PBO in AF6 to be used as RF_TX_MOD_EXT_PA
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF6_RF_DTBO;
GPIO_InitStruct.Pin = GPIO_PIN_O;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
```

The CTX signal is managed by the hardware, hence there is nothing to add for this functionality.

Check that, in the Cortex-M4 firmware, PB0 is not used by another resource (for example, on the Nucleo board in the P-NUCLEO-WB55 pack, PB0 is used by LED2). If this occurs, this resource must be disabled.

CSD pin

The GPIO to be connected to the CSD pin must be configured in the Cortex-M4 firmware, in the initialization section of the GPIOs (PA0 example):

```
// Enable GPIOA clock for CSD pin */
    _HAL_RCC_C2GPIOA_CLK_ENABLE();
    _HAL_RCC_GPIOA_CLK_ENABLE();

// configure the GPIO which will be managed by M0 stack to enable Ext PA
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
GPIO_InitStruct.Pin = GPIO_PIN_0;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
```

The Cortex-M4 firmware must inform the Cortex-M0+ firmware about the GPIO to be managed with the function:

- SHCI_C2_ExtpaConfig((uint32_t)GPIOA, GPIO_PIN_0, EXT_PA_ENABLED_HIGH, EXT_PA_ENABLED); when the PA is used.
- SHCI_C2_ExtpaConfig((uint32_t) GPIOA, GPIO_PIN_0, EXT_PA, EXT_PA_ENABLED_HIGH, EXT_PA_D ISABLED);

when the PA is not used.

Note: The selected PA must have a turn-on time lower than 300 μ s.

AN5395 - Rev 3 page 3/6



Revision history

Table 2. Document revision history

Date	Version	Changes
30-Sep-2019	1	Initial release.
16-Apr-2020	2	Updated: Section 1 Hardware Section 2 Firmware Classification of the document
28-Jul-2025	3	Updated document title and Section 2: Firmware. Minor text edits across the whole document.

AN5395 - Rev 3 page 4/6



Contents

1	Hardware	. 2
2	Firmware	. 3
Rev	rision history	. 4



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN5395 - Rev 3 page 6/6